登录
首页 » VHDL » VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助...

VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助...

于 2022-01-28 发布 文件大小:1.95 MB
0 95
下载积分: 2 下载次数: 1

代码说明:

VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助-VHDL、Verilog HDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 256 点 FFT 实现的设计与实现
    实施256点,
    2023-04-02 01:20:04下载
    积分:1
  • 联邦滤波法lianbanglvbo
    联邦滤波法,毕设时写的,可以和其他方法的做比较(Kalman filter, write the complete set up, and other methods to compare)
    2020-12-01 18:49:26下载
    积分:1
  • 有业主从PCI PCI、PCI目标是开源的,是项目的发展。
    内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的-There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of
    2022-06-15 03:52:50下载
    积分:1
  • farrow
    该程序实现多项式分数延迟(farrow)的设计。(The program polynomial fractional delay (farrow) design.)
    2014-12-11 10:21:39下载
    积分:1
  • uart
    Verilog UART is written in this file
    2013-04-16 12:34:05下载
    积分:1
  • ATSC发送端部分,ATSC标准特有的TCM编码,共6个文件,包含tb文件,已通过仿真,没有问题,verilog代码...
    ATSC发送端部分,ATSC标准特有的TCM编码,共6个文件,包含tb文件,已通过仿真,没有问题,verilog代码-ATSC transmitter, the ATSC standard TCM unique coding, a total of six documents, tb-contained documents, had passed through simulation, no problem, verilog code
    2022-03-11 13:26:28下载
    积分:1
  • GgmsskModulatM
    GMSK的调制解调,理理想信道,画出其功率谱。 (GMSK modulation and demodulation, management ideal channel, to draw its power spectrum.)
    2020-07-02 02:00:02下载
    积分:1
  • Using VHDL realize CPLD (EPM240T100C5) output of the VGA screen
    利用VHDL实现CPLD(EPM240T100C5)的VGA屏幕输出-Using VHDL realize CPLD (EPM240T100C5) output of the VGA screen
    2023-04-13 10:15:04下载
    积分:1
  • FPGA_27eg
    FPGA很有价值的27实例.rar 包括 LED控制VHDL程序与仿真 2004.8修改.doc; LED控制VHDL程序与仿真; LCD控制VHDL程序与仿真 2004.8修改; LCD控制VHDL程序与仿真; ADC0809 VHDL控制程序; TLC5510 VHDL控制程序; DAC0832 接口电路程序; TLC7524接口电路程序; URAT VHDL程序与仿真; ASK调制与解调VHDL程序及仿真; FSK调制与解调VHDL程序及仿真; PSK调制与解调VHDL程序及仿真; MASK调制VHDL程序及仿真; MFSK调制VHDL程序及仿真; MPSK调制与解调VHDL程序与仿真; 基带码发生器程序设计与仿真; 频率计程序设计与仿真; 采用等精度测频原理的频率计程序与仿真; 电子琴程序设计与仿真 2004.8修改; 电子琴程序设计与仿真; 电梯控制器程序设计与仿真; 电子时钟VHDL程序与仿真; 自动售货机VHDL程序与仿真; 出租车计价器VHDL程序与仿真 2004.8修改; 出租车计价器VHDL程序与仿真; 波形发生程序; 步进电机定位控制系统VHDL程序与仿(FPGA value of the 27 examples. Rar including LED control procedures and VHDL simulation 200 4.8 amendments. doc; LED control procedures and VHDL simulation; LCD control procedures and VHDL simulation 2004.8 modified; LCD control procedures and VHDL simulation; Connection between ADC 0809 VHDL control procedures; TLC5510 VHDL control procedures; DAC0832 interface circuits; TLC7524 interface circuits; URAT procedures and VHDL simulation; ASK modulation and demodulation process and VHDL simulation; FSK modulation and demodulation process and VHDL simulation; PSK modulation and demodulation process and VHDL simulation; MASK modulation procedures and VHDL simulation; MFSK modulation procedures and VHDL simulation; MPSK modulation and demodulation process and VHDL simulation; Base-band code gene)
    2020-06-26 05:40:02下载
    积分:1
  • m_xulie
    这是用verilogHDL写的m序列发生器,简单易用,代码非常易读(It is written verilogHDL m sequence generator, easy to use, the code is very easy to read)
    2015-05-27 20:21:26下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载