-
verilog按键检测
if(key_delay>5)//抖动处理
{
if(key_value>0)//松手后无法进入该语句
{
if(!f_onkey)// 疑问！在松手后 key_value为0，这个语句的内容还能执行吗？
{
请点击左侧文件开始预览 ！预览只提供20%的代码片段，完整代码需下载后查看 加载中 侵权举报
- 2023-01-01 13:50:03下载
- 积分：1
-
UART Verilog sorce 代码和仿真代码和 FIFO 代码
它由 verilog 语言编程和主要代码是 UART，主要来源代码是 uart_receiver.v /uart_transmitter.v/lpm_mux0.v/myfifo.v......一些波形文件可以帮助您了解更多的模拟信息。
- 2022-03-24 03:32:08下载
- 积分：1
-
yuandaima
以GPS为时间基准，实现多传感器器数据同步采集，整合信息后发送 VERILOG语言编写 QUARTUS II环境(GPS-time basis, synchronized multi-sensor data acquisition, integration of information after sending VERILOG language environment QUARTUS II)
- 2014-10-12 19:15:45下载
- 积分：1
-
simwindfarm-v1.0
GFHGFHGFH DFHFDHD GHDHFDHHFD DFHFDHDF
- 2021-04-11 22:08:57下载
- 积分：1
-
CameraLink_Oserdes2_test
40M时钟输入经过iserdes倍频到960M(input 40M o clock and output 960M )
- 2014-02-25 14:06:38下载
- 积分：1
-
AES加密算法verilog源码
AES加密算法verilog源码
This project is the hardware implementation of the
Advanced Encryption Standard with a key size of 128 bits.
The implementation adheres to the FIPS-197 document which explains the same.The core can do both encryption as well as decryption.The documents aes_arch.doc and aes_tb_readme.txt give further details of the rtl implementation and test bench respectively. This code was written originally with 128 bit ports for both input and key but later converted to 64 bits each to save on i/o pins. It can be reverted back easily if one just changes the port widths and dispenses with the load signal in the top module and making approriate changes in process where load is used.Synthesis results have been included for Xilinx Spartan-3 device.The directory structure of the project is as under-
AES128
- 2023-05-16 03:30:03下载
- 积分：1
-
FPGA-PID
基于FPGA设计的一个PID控制系统，完成对物体检测和运动控制；直流电机和步进电机驱动模块是可选的。(PID control system based on FPGA: Objection detection, movement control, motor driver is optional)
- 2018-03-08 23:01:30下载
- 积分：1
-
ram_dp_sr_sw[1]
dual port ram control (dual port ram control dual port ram control dual port ram control)
- 2011-06-07 10:47:03下载
- 积分：1
-
unit5
低频数字式相位测量仪
使用的VHDL语言，在MUXPLUS2环境下使用！
(digit hpase detecter use for low-frequence)
- 2010-05-07 17:00:35下载
- 积分：1
-
3.4
移位除乘法器带testbench好用的工程(Useful addition to the shift multiplier works with testbench)
- 2011-07-26 10:54:46下载
- 积分：1
