登录
首页 » VHDL » 18 x 18 华莱士树乘法器

18 x 18 华莱士树乘法器

于 2022-01-30 发布 文件大小:2.71 kB
0 97
下载积分: 2 下载次数: 1

代码说明:

经过测试的 VHDL 代码为 18 x 18 位华莱士树乘法器

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • synthesis-bandstop-filters
    本例介绍直接合成带阻滤波器的方法,n阶滤波器能实现n个传输零点(A direct synthesis technique of a new class of bandstop coupled resonator elliptic filters is presented. Two different coupling schemes, which both include source–load coupling are used. The first coupling and routing scheme is the standard folded structure used in implementing bandpass elliptic filters with transmission zeros using resonators.)
    2013-03-12 18:19:01下载
    积分:1
  • 用于测试ACEX1k30的流水灯程序,晶振频率为20mhz。运行环境Maxplus2...
    用于测试ACEX1k30的流水灯程序,晶振频率为20mhz。运行环境Maxplus2-for testing the water ACEX1k30 lights procedures, the frequency of 20MHz crystal oscillator. Operating environment FLEX10K
    2023-03-02 14:05:03下载
    积分:1
  • CPU-Project
    说明:  CPU设计,包含基本的指令集,能执行简单的程序。考虑了CPU,寄存器,存储器和指令集之间的关系。即读写寄存器,读写存储器和执行指令。(CPU design, including basic instruction set, to execute a simple program. Consider the CPU, registers, memory, and the relationship between instruction sets. That read and write registers, read and write memory and execution.)
    2011-02-28 17:33:33下载
    积分:1
  • coverlater
    本程序是在Quartus7.2环境下编译的一个简单的(2,1,3)卷积码,能够成功地编译和仿真。(This procedure is in circumstances Quartus7.2 compile a simple (2,1,3) convolutional code, can successfully compile and simulation.)
    2021-03-13 20:49:24下载
    积分:1
  • EnDat
    ENDAT 协议说明,包括时序等详细的说明,(endat Encoder characteristics)
    2021-05-12 22:30:02下载
    积分:1
  • XilinxFpgaDesignAndTest
    Xilinx fpga 设计培训中文教程,比较好的学习FPGA入门的教程(Xilinx fpga design training for Chinese curricula, better start learning FPGA Tutorial)
    2020-08-13 15:58:30下载
    积分:1
  • vhdl code for multiplexer and detemines how multiplexer works
    vhdl code for multiplexer and detemines how multiplexer works
    2022-02-21 06:20:43下载
    积分:1
  • src
    yuv444 与yuv422相互转换verilog语言(yuv444 to yuv422)
    2021-01-20 14:38:41下载
    积分:1
  • add4bit
    一位全加器的VHDL源码与TEST BENCH.XILINX下通过(A full adder and the VHDL source code through TEST BENCH.XILINX)
    2009-07-20 08:18:37下载
    积分:1
  • dpwm_8bit
    数字脉冲宽度调制,将输入的数字信号转换为对应占空比的模拟波形(Digital pulse width modulation, the digital signal is converted to the corresponding input of the duty cycle of the analog waveform)
    2020-06-28 16:00:02下载
    积分:1
  • 696518资源总数
  • 105531会员总数
  • 4今日下载