登录
首页 » VHDL » application vhdl language adder design, compared with the design, With vhdl lang...

application vhdl language adder design, compared with the design, With vhdl lang...

于 2022-04-16 发布 文件大小:2.88 kB
0 39
下载积分: 2 下载次数: 1

代码说明:

应用vhdl语言进行加法器的设计,比较器的设计,随着vhdl语言的应用越来越广泛,其重要性也更加明确。希望对大家有所帮助。-application vhdl language adder design, compared with the design, With vhdl language widely used, the importance of which was more explicit. We want to help.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • A " percentage of seconds, seconds, minutes," digital stopwatch timer c...
    一个具有“百分秒,秒,分”计时功能的数字跑表,可以实现一个小时以内的精确至百分之一秒的计时。 数字跑表的显示读者可以通过编写数码管显示程序来实现,本训练只给出数字跑表的实现过程。 读者还可以通过增加小时的计时功能,实现完整的跑表功能。-A " percentage of seconds, seconds, minutes," digital stopwatch timer can be achieved within an hour of precision to the hundredth of a second time. Digital stopwatch readers can display the digital display through the preparation of procedures to achieve, given the training is only the realization of the process of digital stopwatch. Readers can also function to increase hours of time to achieve full stopwatch function.
    2022-05-05 18:35:57下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • Micron_SDRAM_DDR2Simulation_model_Verilog
    DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme(DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.)
    2020-10-29 17:49:57下载
    积分:1
  • VIVADO 从此开始-2017.1-265_14090262
    VIVADO 从此开始,详细讲解了vivado,FPGA开发工具的使用,对于初学者学习VIVADO工具很有用。(VIVADO from now on, explained in detail the use of vivado, FPGA development tools, for beginners to learn VIVADO tools very useful.)
    2020-07-16 11:58:49下载
    积分:1
  • vbyuanma
    示波器的源码,基于串行口的,(oscilloscope source code, based on the serial port,)
    2007-04-18 19:11:22下载
    积分:1
  • VHDL 编写的RAM例子
    VHDL 编写的RAM例子-RAM prepared VHDL example
    2023-03-23 05:20:03下载
    积分:1
  • 8bit的ALU实现
    用vhdl语言编写的数字逻辑alu设计,实现包括逻辑运算乘法、加法和移位的运算功能,加入流水线处理,适用于初学硬件语言的同学们
    2022-07-07 03:59:31下载
    积分:1
  • RS_coder
    基于verilog的RS编码器 绝对实用(Based on the RS encoder verilog absolute utility)
    2010-12-07 20:51:02下载
    积分:1
  • HARRIS 角点检测算法
    HARIS角点检测Harris角点检测HARRIS CORENR探测器
    2023-01-31 13:30:04下载
    积分:1
  • AGC
    The AGC is a smart programmable gain amplifier (PGA). The amplifier gain is adjusted based upon the input signal level so that the output is at a specified Target Gain. The AGC can be configured to be either a mono or stereo input / output component. For illustration purposes, the following discussion will highlight the stereo configuration.
    2017-12-01 17:26:59下载
    积分:1
  • 696522资源总数
  • 104029会员总数
  • 31今日下载