登录
首页 » VHDL » 吠陀乘数

吠陀乘数

于 2022-01-31 发布 文件大小:38.16 kB
0 60
下载积分: 2 下载次数: 1

代码说明:

吠陀乘数

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • float_multi
    说明:  FPGA Verilog浮点数乘法运算,采用单精度浮点型小数格式,运算结果精度可设置,可封装成IP核(FPGA Verilog floating-point multi operation, using single precision floating-point decimal format, the accuracy of the operation results can be set, can be packaged into IP core)
    2020-07-02 01:20:01下载
    积分:1
  • jiaotongdeng
    交通灯控制系统VHDL源码,用VHDL语言、MAXPLUS2环境设计实现(VHDL core)
    2009-03-05 20:01:07下载
    积分:1
  • 1pps
    fpga程序,产生1pps脉冲信号,使用的verilog语言。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • CPU_Project_board
    CPU 5级流水线实现(加hazard处理与板级验证,板级验证带有按键消抖)(5-stage pipelined CPU (plus hazard dealing with board-level verification, board-level verification with key debounce))
    2020-12-03 09:29:25下载
    积分:1
  • NAND_flash_verilog_vhdl
    很好的NAND Flash 硬件驱动语言,支持VHDL和verilog 语言方便移植,如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。(NAND Flash Controller Reference This reference design is used to interface a NAND Flash device and provides a simple host end interface. The host end interface of this design is user-configurable. It provides buffer select signal, buffer write enable signal, address bus, data bus, error status signal, control and handshake signals for the user......)
    2021-03-08 22:59:28下载
    积分:1
  • VerilogHDL_DC_Motor_control
    采用Verilog HDL语言编写的直流电动机控制系统,主要完成直流电动机的速度控制,典型的三闭环(位置、转速和电流反馈)直流电机控制系统,对控制类相关的学习者价值很高(Using Verilog HDL language of the DC motor control system, mainly the completion of DC motor speed control, a typical three-loop (position, speed and current feedback) DC motor control system for control-type high-value related to the learner)
    2008-01-10 23:34:29下载
    积分:1
  • Arty-Z7-20-hdmi-out-master
    说明:  Arty Z7 20 HDMI output
    2021-04-24 15:18:47下载
    积分:1
  • DE2_115_TV
    这个代码主要实现了基于VHDL的关于TV方面的功能。(This code is the main achievement of the VHDL about aspects of the function based on TV.)
    2013-03-06 21:49:22下载
    积分:1
  • aes
    Matlab code to simulation the wireless channel type.This is the most common case called Rayleigh channel.And in the frequency selective channel.
    2009-12-20 14:16:40下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载