-
rs-decoder-make-byvhdl
- RS码是Reed-Solomon 码(理德-所罗门码)的简称,它是一类非二进制BCH码,在RS码中,输入信号分成k·m比特一组,每组包括k个符号,每个符号由m个比特组成。(- RS code is a Reed-Solomon code (Reed- Solomon codes) for short, is a non-binary BCH code, the RS code, the input signal is divided into a set of k · m bits, each including k symbols, each symbol consists of m bits.)
- 2021-04-28 15:58:44下载
- 积分:1
-
StepMotor_CurrentLoop
说明: 实现二项混合式步进电机的驱动,和步进电机的细分程序。(The driving of binomial hybrid stepper motor and the subdivision program of stepper motor are realized.)
- 2020-06-21 02:20:01下载
- 积分:1
-
频率计实验程序代码
说明: XC7A35TCSG324-1的Verilog频率计程序,支持十分频,支持切换内外信号输入(Verilog frequency meter program of xc7a35tcsg324-1 supports decadal frequency division and switching internal and external signal input)
- 2019-12-24 13:40:45下载
- 积分:1
-
wishbone
wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
- 2012-12-05 12:22:24下载
- 积分:1
-
FPGA to design in ECU, very help for engineer
FPGA to design in ECU, very help for engineer
- 2022-05-27 17:19:39下载
- 积分:1
-
cloc
时钟在单片机中的应用,用于控制中断及显示程序(Clock in the MCU application, used to control interrupt and display program)
- 2013-06-04 15:27:35下载
- 积分:1
-
此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现.
将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;...
此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现.
将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;另一个接收像素位置信息,并输出颜色信号。这样便于进行图形修改,同时也容易实现- This design uses Verilog the HDL hardware language design,
realizes on the palm space development board Divides into two stature
modules the entire electric circuit, provides the synchronized signal
(H_SYNC and V_SYNC) and the picture element positional information;
Another receive picture element positional information, and output
color signal. Like this is advantageous for carries on the graph to
revise, simultaneously is also easy to realize
- 2022-04-07 13:58:38下载
- 积分:1
-
viterbi_soft
维特比译码器,调用IP核,软判决输入,开发平台Xilinx Spartan-6系列FPGA(viterbi decoder, using IP core resource, soft decision input,develop platform is Xilinx Spartan-6 series FPGA)
- 2021-01-17 22:58:46下载
- 积分:1
-
Code
提供了《自己动手写CPU》本书每一章涉及的OpenMIPS源代码、测试程序。(It provides the OpenMIPS source code and test program in each chapter, which is written in the book "do it yourself CPU".)
- 2020-07-01 23:00:02下载
- 积分:1
-
FFT_top_5
方案组成模块及系统框图
本方案设计主要由以下模块组成
1:顶层模块
2:数据输入排序模块
3:系统控制模块
4:RAM控制器模块
5:ROM控制器模块
6:蝶型单元模块(Program composition module and system diagram
The design of this scheme is mainly composed of the following modules
1: top module
2: data input sorting module
3: system control module
4:RAM controller module
5:ROM controller module
6: butterfly type unit module)
- 2017-08-23 16:23:54下载
- 积分:1