登录
首页 » VHDL » 一个用VHDL完成的8位数显的16进制的频率计

一个用VHDL完成的8位数显的16进制的频率计

于 2022-01-31 发布 文件大小:5.03 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

一个用VHDL完成的8位数显的16进制的频率计-a VHDL completed 8 of 16 significant median band of frequency meter

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 人脸识别(3D)
    说明:  基于高清视频的3D人脸识别源代码,四万多行,经过FPGA实际验证,最近调试完毕。(The source code of 3D face recognition based on HD video, more than 40,000 lines, has been verified by the actual FPGA, and has been debugged recently.)
    2019-07-01 16:22:46下载
    积分:1
  • SkanMean
    Firmware for autotuning Sensor
    2015-06-25 20:01:36下载
    积分:1
  • VHDL描述的简易图像缩小模块,将PAL制720×576的图片缩小为512×410,采用最近临域法,13.5MHz时钟下可实时处理PAL视频。...
    VHDL描述的简易图像缩小模块,将PAL制720×576的图片缩小为512×410,采用最近临域法,13.5MHz时钟下可实时处理PAL视频。-VHDL description of a simple image to narrow the module, will be PAL system of 720 × 576 image reduced to 512 × 410, using the recent Pro-domain method, 13.5MHz clock can handle PAL video in real time.
    2022-06-11 23:09:14下载
    积分:1
  • rs-codec(255-223)
    RS编码是一种纠错码,本程序实现RS(255,223)用FPGA 实现RS编码,程序在Quartus II中调试通过。(RS coding is an error-correcting codes, the procedures for the realization of RS (255,223) with FPGA realization of RS codes, in the Quartus II program through the debugger.)
    2021-05-13 00:30:02下载
    积分:1
  • 通信协议FPGA
    说明:  本设计是基于FPGA的高速并行接口通信接口和协议设计,该设计使用的是8 位并行接口,通过配置FPGA的FIFO寄存器保证了在高速并行下的数据稳定性,在 最终的测试中,该协议能够稳定传输的速度为80Mbps。(This design is based on FPGA high-speed parallel interface communication interface and protocol design, the design uses 8 Bit parallel interface ensures the data stability under high-speed parallel by configuring the FIFO register of FPGA. In the final test, the protocol can stably transmit at 80 Mbps.)
    2020-12-11 11:39:19下载
    积分:1
  • FFTbased-on-FPGA
    基于FPGA的快速傅里叶变换。使用ISE软件以及MATLAB验证。(FFT based on FPGA)
    2014-09-25 12:51:52下载
    积分:1
  • 基于FPGA的SOPC嵌入式的流水灯的实现。
    基于FPGA的SOPC嵌入式的流水灯的实现。-Embedded FPGA-based SOPC flow light implementation.
    2022-04-11 14:07:10下载
    积分:1
  • VHDL子程序集,包括各种例程资料以及源码.
    VHDL子程序集,包括各种例程资料以及源码.-VHDL subprogram, including a variety of routine information as well as the source.
    2022-07-01 03:40:13下载
    积分:1
  • AD7608
    8通道同步AD芯片7608的FPGA控制程序(FPGA control program of ad7608(8 channel synchronous AD chip))
    2021-03-13 12:09:24下载
    积分:1
  • Program to implement convolution of two signals.
    Program to implement convolution of two signals.
    2023-04-30 22:25:04下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载