登录
首页 » VHDL » HDLC some relevant documents, HDLC design may be very helpful!

HDLC some relevant documents, HDLC design may be very helpful!

于 2022-10-21 发布 文件大小:46.05 kB
0 189
下载积分: 2 下载次数: 1

代码说明:

HDLC的一些相关文档,可能对HDLC设计有很大的帮助!-HDLC some relevant documents, HDLC design may be very helpful!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PerryVHDL
    VHDL Bible. It is a must read for any front end vlsi designer.
    2009-03-07 13:17:14下载
    积分:1
  • 采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整....
    采用Verilog HDL硬件语言设计,实现基本的公用电话计费功能,设计完整.-Using Verilog HDL language hardware design, the realization of the basic public telephone billing function, design integrity.
    2022-02-25 23:14:29下载
    积分:1
  • delayline_b
    基于延迟线的数字脉冲宽度调制,用于电力电子设备的触发信号产生(puls wide modulator based on delayline)
    2015-03-10 15:45:01下载
    积分:1
  • This document is formatted UltraEdit document describes some of the original Ult...
    这个文件中是UltraEdit的一些格式化文件说明 由于原来的 UltraEdit 不支持 HDL 语言的格式化显示,把文件解压得到的 wordfile.txt替换其安装目录下的 wordfile.txt 文件即可-This document is formatted UltraEdit document describes some of the original UltraEdit as a result of HDL does not support formatting language shows that the document received decompression wordfile.txt replace its installation directory under the document can wordfile.txt
    2022-09-16 02:20:04下载
    积分:1
  • FIFO
    FIFO的VERILOG代码编写 可综合的Verilog FIFO存储器(The VERILOG code FIFO write comprehensive Verilog FIFO memory)
    2010-10-11 20:35:47下载
    积分:1
  • RS
    说明:  本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS (6,4) encoder. Using the ISE software Verilog HDL language for each module is described, and then compile, simulation in software, the ultimate realization of the RS (6,4) encoding, after downloading by chipscope data acquisition, the analysis with the simulation results meet the design requirements.)
    2017-08-25 17:59:14下载
    积分:1
  • 2022-09-30 22:40:03下载
    积分:1
  • sobel
    在FPGA中,采用verilog HDL语言实现图像处理算法sobel,仿真实验通过(In the FPGA using verilog HDL language image processing algorithms sobel, simulation experiment)
    2021-01-15 20:58:46下载
    积分:1
  • Verilog语法
    Verilog语法教程,适合初学者,详细(Verilog instruction book)
    2019-05-04 16:07:18下载
    积分:1
  • LM
    说明:  用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
    2013-10-15 17:38:48下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载