登录
首页 » VHDL » 数字电子钟

数字电子钟

于 2022-02-01 发布 文件大小:48.11 kB
0 377
下载积分: 2 下载次数: 1

代码说明:

数字电子钟用自拍图像代替了内置图像的石英制作

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL写的4*4乘法器,学习VHDL语言的可以
    用VHDL写的4*4乘法器,学习VHDL语言的可以-Use VHDL to write the 4* 4 multiplier, learning VHDL language can be
    2022-02-11 23:38:12下载
    积分:1
  • lab4_0419
    Run-Length Encoder Example: Input Sequence (hexadecimal format): 0A, 14, 14, 14, 14, 14, 14, 14, 56, 56, 56, 56, 56, 32, 32, 07 Output Sequence (hexadecimal format): 0A, 14, 87, 56, 85, 32, 32, 07
    2015-05-04 05:36:31下载
    积分:1
  • BPSK
    说明:  先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • FIFO design
    FIFo参考设计16x32 FIFO with simultaneous read/write operations.-FIFO design-16x32 FIFO with simultaneous read/write operations.
    2022-03-30 00:49:06下载
    积分:1
  • 基于VHDL语言的解码汉明编码,其中包含子
    基于VHDL语言的汉明码的译码,含有校正子跟纠错检错功能-Based on the VHDL language decoding Hamming Code, which contains sub-calibration error with error correction function
    2022-08-11 19:51:06下载
    积分:1
  • add1A
    用于实现锁相光子计数技术的累加器,verilog语言(Accumulator achieve specific cases for accumulator lock detection of photon counting technique)
    2016-04-09 11:13:25下载
    积分:1
  • LabVIEW 8.6的Spartan3E FPGA的LED
    spartan3e led fpga labview 8.6
    2022-02-04 01:56:59下载
    积分:1
  • ModelSim_
    FPGA编写环境,具有仿真容易,软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)
    2013-07-24 19:20:57下载
    积分:1
  • QPSK
    用VHDL语言实现QPSK调制功能和解调功能,(Using VHDL language features QPSK modulation and demodulation functions,)
    2021-04-26 15:28:46下载
    积分:1
  • f500
    verilog coding for butterworth filter with cut off frequency with 500hz
    2014-02-19 15:37:09下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载