登录
首页 » VHDL » 一个用于数字解调的应用程序,主要用于数字接收机的应用方面...

一个用于数字解调的应用程序,主要用于数字接收机的应用方面...

于 2022-02-01 发布 文件大小:73.29 kB
0 127
下载积分: 2 下载次数: 2

代码说明:

一个用于数字解调的应用程序,主要用于数字接收机的应用方面-A demodulator for digital applications, mainly for the application of digital receiver

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • In Altera
    在Altera的FPGA开发板上运行第一个FPGA程序,以后我还会陆续发布这方面的代码-In Altera
    2022-03-11 01:12:51下载
    积分:1
  • 21ic下载_16QAM调制解调器设计与FPGA实现
    基于FPGA的16QAM调制器设计与实现(Design and implementation of 16QAM modulator based on FPGA)
    2018-06-14 21:57:50下载
    积分:1
  • HARQ
    HARQ技术研究,以喷泉码为研究对象,结合LDPC纠错码而研究的。(HARQ technology research to fountain codes for the study, and research combined with LDPC error correction code.)
    2015-05-21 16:54:15下载
    积分:1
  • rs232
    用Verilog语言实现了UART串行通信协议(Verilog language used to achieve a UART serial communication protocol)
    2015-08-21 20:26:16下载
    积分:1
  • used in the preparation of Verilog FLEX10K achieve simple CPU
    用verilog编写在FLEX10K上实现的简易CPU-used in the preparation of Verilog FLEX10K achieve simple CPU
    2022-03-25 10:21:37下载
    积分:1
  • 这是一个用vHDL语言实现的移位器,可以实现移位功能
    这是一个用vHDL语言实现的移位器,可以实现移位功能-This is the design of an shifter using vhdl
    2023-01-29 08:50:02下载
    积分:1
  • regress-900055
    The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
    2013-12-27 00:29:58下载
    积分:1
  • verilog.HDL.examples
    许多非常有用的 Verilog 实例: ADC, FIFO, ADDER, MULTIPLIER 等(many very useful Verilog examples : ADC, FIFO, ADDER, MULTIPLIER etc.)
    2020-06-26 04:40:02下载
    积分:1
  • Exercise4
    说明:  AES TSAPI Retrieve Event in Non-blocking Mode
    2019-05-07 20:04:58下载
    积分:1
  • CAM
    Content-addressable memory (CAM) is a special type of computer memory used in certain very-high-speed searching applications. It is also known as associative memory, associative storage, or associative array, although the last term is more often used for a programming data structure.
    2014-12-06 00:33:45下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载