-
verilog
说明: i2c module,有i2c主机和从机模块(i2c module verilog VHDL base on i2c protocol)
- 2020-10-26 08:27:29下载
- 积分:1
-
如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。...
如果不考虑占空比,直接利用计数器来进行分频,则占空比会发生变化。下面程序实现1:1的三分频。-if not duty cycle directly counter to the use of sub-frequency, duty cycle will change. Below a program : a third of the frequency.
- 2022-01-21 05:34:37下载
- 积分:1
-
Double_Pulse_Test
利用VHDL语言描述出一个双脉冲,可任意设置两脉冲长和中间时间间隔。(A double pulse is described in VHDL language, and the two pulse length and the intermediate time interval can be arbitrarily set.)
- 2020-11-22 12:29:35下载
- 积分:1
-
abi123
encoding and decoding of audio signal
- 2013-02-02 18:59:16下载
- 积分:1
-
FPGA的设计流程手册
FPGA设计流程指南
介绍基本的设计方法-FPGA Design Process Manual
- 2022-08-14 04:24:11下载
- 积分:1
-
picoblaze实现串口通信...难道一定要20个字吗?
picoblaze实现串口通信...难道一定要20个字吗?-implement uart communication base on picoblaze
- 2022-03-31 20:43:55下载
- 积分:1
-
应用VHDL语言将高稳晶振分频得到1pps,使用GPS的1pps信号作为触发...
应用VHDL语言将高稳晶振分频得到1pps,使用GPS的1pps信号作为触发-Application of VHDL language high stability crystal oscillator frequency to be 1pps, the use of GPS signals as a trigger of 1pps
- 2022-05-12 21:39:28下载
- 积分:1
-
2004 SNUG of systemverilog
2004 SNUG of systemverilog
- 2022-09-09 13:40:02下载
- 积分:1
-
fft
说明: fft代码,采用蝶形算法,包括C,matlab和verilog代码(fft code, using butterfly algorithm, including C, matlab and Verilog code)
- 2008-11-29 11:09:47下载
- 积分:1
-
AES
AES算法部分模块行位移列变换以及主题程序加密解密(AES algorithm transforms part of the module rows and columns relating to the displacement of encryption and decryption program)
- 2016-04-14 12:05:02下载
- 积分:1