- 
                        xadc_temperature
                        
                          说明:  用于FPGA中zynq的温度上报,通过逻辑方式。(It is used to report the temperature of zynq in FPGA by logic)                         
                            - 2019-12-18 11:47:43下载
- 积分:1
 
- 
                        qianzhaowang
                        
                          一个简单的千兆以太网UDP协议的实现,可以实现数据的收发和ARP,实现PC端与FPGA的以太网通信(A simple implementation of Gigabit Ethernet UDP protocol can realize data sending and receiving and ARP, and realize Ethernet communication between PC and FPGA.)                         
                            - 2019-01-21 17:18:13下载
- 积分:1
 
- 
                        ofdm_quartus_v72
                        
                          说明:  OFDM的简易verilog仿真程序,环境是quartus,版本需要7.2以上(OFDM Modulation and Demodulation using Verilog in Quartus)                         
                            - 2009-08-30 21:58:25下载
- 积分:1
 
- 
                        dds_vhdl
                        
                          DDS的VHDL程序,相当好,值得下载,共享才是王道(DDS, VHDL program is quite good, worth downloading, sharing is king)                         
                            - 2012-06-03 22:52:55下载
- 积分:1
 
- 
                        rs232串口通信代码
                        
                          资源描述自己编写的rs232串口程序,仿真通过,并有附带的串口调试助手。                         
                            - 2023-06-20 21:30:04下载
- 积分:1
 
- 
                        APB_timer
                        
                          说明:  设计一个挂载在 APB 总线上的计数器,按照 APB 的时序给计数器赋值,主
机通过地址对计数器进行配置,通过数据输入端口给计数器设置计数器最大值,
并通过数据输出端口输出计数器的计数值。该设计还设置了一个计数完成信号,
当计数器满足模式配置后的计数要求时,会将该信号拉高(A counter mounted on the APB bus is designed. The counter is assigned according to the sequence of APB
The computer configures the counter through the address and sets the maximum value of the counter through the data input port,
And output the count value of the counter through the data output port. The design also sets a count completion signal,
When the counter meets the counting requirements after the mode configuration, the signal will be pulled high)                         
                            - 2021-05-14 17:30:02下载
- 积分:1
 
- 
                        FPGA-based-image-acquisition-system
                        
                          FPGA-based high-speed image acquisition system                         
                            - 2016-10-08 11:24:05下载
- 积分:1
 
- 
                        function_automatic
                        
                          Verilog使用automatic function的範例(Verilog example of the use of the automatic function)                         
                            - 2009-06-18 12:01:30下载
- 积分:1
 
- 
                        简单的键盘接口模块程序
                        
                          一个简单的键盘接口模块程序,对键盘输入的数据和时钟信号进行过滤。过滤后的数据信号PS2Df将被送入两个11位移位寄存器中(A simple keyboard interface module program filters keyboard input data and clock signals. The filtered data signal PS2Df will be fed into two 11-bit displacement registers.)                         
                            - 2020-06-24 02:00:02下载
- 积分:1
 
- 
                        用verilog读取陀螺仪数据并显示
                        
                            采用50Mhz时钟,对能发送串口数据的mcu6050进行数据的读取与处理。采用8段数码管作为显示模块通过fpga处理后的数据直接显示到数码管                         
                            - 2022-06-03 07:43:39下载
- 积分:1