-
car
基于Xilinx公司的ISE软件开发的智能循迹避障小车的源代码,用Verilog语言,传感器有红外传感器以及超声波传感器(Xilinx' s ISE-based software development intelligent car tracking avoidance source code, using Verilog language, the sensor has an infrared sensor and ultrasonic sensors)
- 2015-03-21 18:06:18下载
- 积分:1
-
ALU_4bit
4位ALU,有两个4位输入,4位输出实现逻辑运算和算术运算,逻辑与或非,加1,减1等等功能(4 ALU, logical and arithmetic operations)
- 2012-11-18 18:04:59下载
- 积分:1
-
CORDIC_ATAN
使用verilog语言完成了基于cordic算法求反正切的计算,精度为8次迭代(Verilog language used to complete based on CORDIC algorithm for arctangent calculation, an accuracy of 8 iterations)
- 2008-12-24 11:31:00下载
- 积分:1
-
Random_Derandom
通信中加扰/解扰算法。FPGA源代码,verilogHDL语言实现,包含测试程序。(Perturbation/perturbation algorithm. FPGA source code, verilogHDL language implementation, including test procedures.)
- 2020-08-12 13:38:27下载
- 积分:1
-
verilog_show10
基于VHDL编写的10进制显示输出,基于16进制的10进制控制,适合初学者(VHDL-based display output written in decimal, hexadecimal, 10 hexadecimal-based control, suitable for beginners)
- 2011-11-21 14:29:56下载
- 积分:1
-
DSP_INTERFACE
DSP与FPGA时序接口模块,已经经过测试,保证读写稳定(The Interface of DSP to FPGA)
- 2021-01-08 10:58:51下载
- 积分:1
-
uart-for-fpga
说明: Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA.
Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit!
The UART controller was simulated and tested in hardware.
- 2020-06-24 22:00:02下载
- 积分:1
-
cordic
说明: 实现可连续输入数据做三角函数变换处理,通过verilog代码实现,(It realizes triangular function transformation for continuous input data.)
- 2020-06-21 22:40:01下载
- 积分:1
-
ag-overview
说明: agilex fpga description
- 2019-05-13 18:21:04下载
- 积分:1
-
四则计算器
基于basys3制作的简易四则运算计算器,能够计算加减乘除,将每部分代码封装成ip和在vivado 2015.4上进行开发,结果正确,
- 2022-08-10 20:52:49下载
- 积分:1