-
kbfp
实现任意整数倍的信号分频,可调,不存在毛刺,波形完整,可运于信号的分析与检测(Arbitrary integer multiple of the signal frequency, adjustable, there is no glitch, waveform integrity, and can transport the analysis and the detection signal)
- 2015-08-14 22:58:22下载
- 积分:1
-
UART_CESHI
基于VHDL语言的串口发送和接收程序,自己调试通过,并已经运用在工程中(Based on the serial port to send and receive procedures VHDL language, its own debugging, and has been used in the project)
- 2016-08-05 15:27:54下载
- 积分:1
-
全数字fsk调制解调的实现 verilog源码
全数字fsk调制解调的实现 verilog源码-All-digital realization of fsk modem verilog source code
- 2023-04-11 15:55:04下载
- 积分:1
-
这是一个数字时钟数字逻辑电路,整个工程包上传…
这是一个数字时钟的数字逻辑电路,整个工程打包上传,时钟可以计时、校时、整点报时、定时闹钟。使用电路图实现的。在quatarsII里面仿真的并且下载到DE2板上运行过。-This is a digital clock digital logic circuits, the whole project package upload, the clock could be time, school hours, the whole point timekeeping, timing alarm clock. The use of circuit implementation. The quatarsII inside the simulation, and downloaded to the DE2 board to run-off.
- 2022-08-06 10:22:24下载
- 积分:1
-
i2c
uboot i2c driver code for arm a5 dual core cpu imapx820, which is an soc of infotmic.
- 2012-10-18 21:51:29下载
- 积分:1
-
miaob
电子秒表,FPGA实现,本科某课程设计,程序注释非常详细,(FPGA TIME-COUNTING)
- 2010-05-10 11:25:55下载
- 积分:1
-
This program is Verlog language program, using QUARTUS6.0 preparation, program i...
本程序为Verlog语言程序,采用QUARTUS6.0编写,程序实现的功能是控制AD2S80的转换和和数据总线上数据的读取-This program is Verlog language program, using QUARTUS6.0 preparation, program implementation function is to control the conversion and AD2S80 and data bus to read data
- 2022-02-10 16:51:45下载
- 积分:1
-
Building the CPU datapath
Building the CPU datapath
- 2022-07-24 12:10:47下载
- 积分:1
-
PC9054_1124
基于FPGA的PCI9054 LOCALBUS总线接口(PCI9054 interface program based on FPGA)
- 2015-04-07 09:44:02下载
- 积分:1
-
modelsim_ug
Mentor Graphics ModelSim User s Guide Software v6.3g
- 2010-04-18 13:30:25下载
- 积分:1