登录
首页 » VHDL » 非常好的SDRAM Controller 设计文档。工程必备

非常好的SDRAM Controller 设计文档。工程必备

于 2023-08-30 发布 文件大小:436.25 kB
0 134
下载积分: 2 下载次数: 1

代码说明:

非常好的SDRAM Controller 设计文档。工程必备-SDRAM Controller Design of a very good document. Works required

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 文本液晶屏上显示计数器
    这是一个项目,设计一个计数器和 vhdl 语言文本液晶屏上显示。为了文本液晶屏上显示我们都用 vhdl 语言设计了液晶显示控制器。
    2022-03-15 04:31:20下载
    积分:1
  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • cpsk_dpsk
    数字通信系统相移键控CPSK信号和差分相移键控的调制与解调的VHDL代码(Phase shift keying digital communication system CPSK signals and differential phase-shift keying modulation and demodulation of the VHDL code for)
    2009-11-06 16:11:03下载
    积分:1
  • bitcount
    it will count the bit
    2010-03-13 23:53:26下载
    积分:1
  • AD6 中进行FPGA设计与仿真
    说明:  AD6 中进行FPGA设计与仿真,很不错的资料哦(FPGA design and Simulation in AD6, very good data)
    2020-04-15 21:22:17下载
    积分:1
  • 16ChannelDeserializer
    LVDS De-serialization
    2019-06-20 14:53:25下载
    积分:1
  • 本设计是针对LEON3 Altera Nios II startix2
    This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the test bench cannot be simulated with DDR enabled because the Altera pads do not have the correct delay models. * How to program the flash prom with a FPGA programming file 1. Create a hex file of the programming file with Quartus. 2. Convert it to srecord and adjust the load address: objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec 3. Program the flash memory using grmon: flash erase 0x800000 0xb00000 flash load fpga.srec-This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the
    2022-05-18 19:00:04下载
    积分:1
  • FCFS_PROJECT_A
    FCFS (First Come First Served) with Database
    2014-10-09 20:23:32下载
    积分:1
  • 这个免费的CPU
    This free cpu-ip! use verilog
    2023-07-21 16:20:04下载
    积分:1
  • gtx_interface_ip
    高速串行设计FPGA-GTX IP设置生成,可动态配置速率2.4Gbps,1.2Gbps,0.6Gbps,自适应链接(High-speed serial design FPGA-GTX IP settings generated dynamically configurable rate of 2.4Gbps, 1.2Gbps, 0.6Gbps, adaptive link)
    2016-09-22 09:48:00下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载