登录
首页 » VHDL » a lot of examples and test code, useful for beginners, it is easy to get started

a lot of examples and test code, useful for beginners, it is easy to get started

于 2022-02-02 发布 文件大小:170.95 kB
0 48
下载积分: 2 下载次数: 1

代码说明:

有很多例子及测试代码,对初学者很有帮助,很容易上手-a lot of examples and test code, useful for beginners, it is easy to get started

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • inv_matrix
    矩阵求逆模块硬件实现,用verilog语言,基于ISE开发环境(implement of inverse matrix)
    2021-03-24 10:19:14下载
    积分:1
  • 简单的键盘接口模块程序
    一个简单的键盘接口模块程序,对键盘输入的数据和时钟信号进行过滤。过滤后的数据信号PS2Df将被送入两个11位移位寄存器中(A simple keyboard interface module program filters keyboard input data and clock signals. The filtered data signal PS2Df will be fed into two 11-bit displacement registers.)
    2020-06-24 02:00:02下载
    积分:1
  • VHDL 算术逻辑单元ALU_复旦
    我是复旦的研究生。这是用VHDL写的ALU,仿真通过,压缩包里包括了每个源代码,而且都有相应的testbench,你直接加入你的工程当中就可以进行验证。设计时。我使用Modelsim环境来编写的。
    2023-06-11 02:05:03下载
    积分:1
  • Read_SPI_ADC
    This VHDL code takes a clock, reset, Capture_EN and SPI data LT2315 ADC and generates SPI_CLK and SPI_nCS of it and reads 12-bit serial data ADC and returns 12-bit parallel data.
    2015-10-13 14:43:13下载
    积分:1
  • signal
    能产生正弦波、三角波、方波和e指数衰减的扫频波,且相关参数可调(Can produce sine wave, triangle wave, square wave, and e exponential decay wave sweep and adjustable parameters)
    2014-05-13 15:15:12下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • SPWM
    FPGA上用verilog写的SPWM控制程序,完美运行!自由调试,毕设内容,十分宝贵(The SPWM control program by verilog FPGA perfect run! Free commissioning, Bi-based content, invaluable)
    2013-05-05 21:36:10下载
    积分:1
  • FPGA Verilog HDL模拟IIC通讯接口
    FPGA Verilog HDL模拟IIC通讯接口-FPGA Verilog HDL IIC Interface
    2023-04-25 13:55:03下载
    积分:1
  • Hoang_ha_PIC18_for_proteus.2
    library of protues aaaaaaaa
    2013-11-12 12:00:40下载
    积分:1
  • DE2_PS2_Debug
    这是altera公司的DE2-35开发板下的一个PS2键盘的源程序代码工程,包括PS2驱动等模块有需要的人,可以下载(Altera DE2-35 development board of the company, the source code of a PS2 keyboard works, including the the PS2 driver modules need, you can download)
    2012-10-19 20:55:20下载
    积分:1
  • 696522资源总数
  • 104049会员总数
  • 30今日下载