-
Crack_QII_13.1_Windows
采用骏龙科技这个13.1新版本破解器.对于已经用了老版本破解器的网友,请把bin和bin64下的sys_cpt.dll删除,然后把sys_cpt.dll.bak名字改成sys_cpt.dll,也就是先恢复正版,然后用这个破解器破解。注意老的license文件也要删除,改用这个新版本破解器附带的license(Cytech Technology 13.1 using the new version of this cracker. Has been used for the old version cracker users, please sys_cpt.dll bin and bin64 under Delete, and then changed the name of the sys_cpt.dll.bak sys_cpt.dll, which is first restore genuine, then use this cracker to crack. Note that the old license file should be deleted in favor of this new version of the license that came with crack)
- 2021-03-04 09:59:32下载
- 积分:1
-
Verilog编写的简单异步串口
完全原创,站长请查看内容
Verilog编写的简单异步串口
完全原创,站长请查看内容-Verilog prepared by the simple asynchronous serial completely original, the station can be accessed content
- 2022-12-27 19:05:04下载
- 积分:1
-
control_s
数控机床 多轴插补原理积分算法,实现s曲线加减速原理(Numerical control machine tool multi axis interpolation principle, integration algorithm, to achieve the S curve acceleration and deceleration principle)
- 2021-05-07 09:58:36下载
- 积分:1
-
ROM
4 bit ROM for Quartus
- 2009-09-14 08:45:22下载
- 积分:1
-
4-to-1
4选1数据选择器,有使能端控制,4个数据输入,2个地址端,1个输出(4 1 data selector, enable end control, four data inputs, two addresses end, an output)
- 2012-10-15 18:48:38下载
- 积分:1
-
VHDL语言基本数学运算库
VHDL语言基本数学运算库-VHDL basic arithmetic library
- 2022-03-03 06:03:30下载
- 积分:1
-
FPGA_GFP
基于FPGA的GFP(通用成帧协议)封装数据成帧的实现。(FPGA-based GFP (Generic Framing Protocol) encapsulated data Framing realized.)
- 2007-07-20 15:07:59下载
- 积分:1
-
5-15
用verilog语言实现基于DDS技术的余弦信号发生器,其输出位宽为16比特(Verilog language cosine signal generator based on DDS technology, the output bit width is 16 bits)
- 2013-04-18 22:58:05下载
- 积分:1
-
prepared using VHDL stepper motor control methods. For your reference.
用VHDL编写的步进电机控制方法.供大家参考用.-prepared using VHDL stepper motor control methods. For your reference.
- 2022-06-16 01:54:04下载
- 积分:1
-
math_real
in this code very useful for designing real number concept
- 2013-11-19 19:54:40下载
- 积分:1