-
dda
该程序描述了运用FPGA 实现DDA圆弧插补运算(FPGA DDA)
- 2020-11-29 13:09:28下载
- 积分：1
-
8B_10BENCODER
基于8B10B的编解码模块的设计，使用verilog HDL语言，具有实用价值。(8B10B encoder)
- 2014-05-23 16:39:25下载
- 积分：1
-
fft
FPGA实现FFT算法的源代码及工程文件，此工程为ISE工程项目。有详细的说明，可以运行。(FPGA Implementation of FFT algorithm source code and project files, this works for the ISE project. There are detailed instructions, you can run.)
- 2013-10-12 17:21:32下载
- 积分：1
-
Escalimetro
all funtions for a scale meter for maps in a 8051 microcontroler with an alphanumeric lcd display
- 2012-12-25 02:14:17下载
- 积分：1
-
verilog program for 8
verilog program for 8-bit multiplier
- 2023-07-15 11:05:03下载
- 积分：1
-
AVS motion compensation circuit of VLSI Design and Implementation of a standard...
AVS运动补偿电路的VLSI设计与实现
提出了一种基于AVS标准的高效的运动补偿电路硬件结构，该设计采用了8 X 8块级流
水线操作，运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优
利用。采用Verilog语言完成了VLSI设计，并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.
- 2022-01-21 20:19:47下载
- 积分：1
-
qpsk_demod_use_FPGA
根据软件无线电的思想，提出了一种新颖的数字信号处理算法，对QPSK信号的相位进行数字化处理，从而实现对QPSK信号的解调.该算法允许收发两端载波存在频差，用数字锁相实现收发端载波的同步，在频偏较大的情况下，估算频偏的大小，自适应设置环路的带宽，实现较短的捕获时间和较好的信噪性能。整个设计基于XILINX公司的ISE开发平台，并用Virtex-II系列FPGA实现。用FPGA实现调制解调器具有体积小、功耗低、集成度高、可软件升级、扰干扰能力强的特点，符合未来通信技术发展的方向。(According to the idea of software radio, a novel digital signal processing algorithm, the phase of QPSK digital signal processing, enabling the demodulation of QPSK signals. This algorithm allows the sending and receiving ends of the carrier frequency difference exists, using digital phase-locked to achieve synchronization of sending and receiving end of the carrier, in the case of large frequency offset, frequency offset estimation of the size, adaptive set the loop bandwidth to achieve shorter acquisition time and better noise performance. The whole design is based on the company XILINX ISE development platform, and Virtex-II series with the FPGA. FPGA realization of a modem with a small size, low power consumption, high integration, software upgrades available, the characteristics of strong interference interference, in line with the future direction of ICT development.)
- 2010-12-06 10:52:36下载
- 积分：1
-
FMS-Labor-3
MICarrayWeights and MICarrayplot
- 2011-06-20 17:57:00下载
- 积分：1
-
DDS
可以实现DDS 的正负线性扫频以及在线参数设置(DDS ad9914/ad9915 code)
- 2020-09-07 15:28:03下载
- 积分：1
-
双向移位寄存器的VHDL源程序,自己做实验编写的可以用 谢谢大家...
双向移位寄存器的VHDL源程序,自己做实验编写的可以用 谢谢大家-Bi-directional shift register of the VHDL source code, prepared by their own experiments can be used Thank you
- 2022-02-11 10:52:42下载
- 积分：1
