登录
首页 » VHDL » 基于Verilog HDL的16位超前进位加法器 分为3个功能子模块

基于Verilog HDL的16位超前进位加法器 分为3个功能子模块

于 2022-02-05 发布 文件大小:7.31 kB
0 103
下载积分: 2 下载次数: 1

代码说明:

基于Verilog HDL的16位超前进位加法器 分为3个功能子模块-Verilog HDL-based 16-bit CLA is divided into three functional sub-modules

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_Book_cd
    《无线通信FPGA设计》包含的所有例子源码,包括matlab仿真和verilog源码,本书内容还是非常丰富的,涉及无线通信领域各个方面。不过对于一些比较新的技术,其FPGA实现部分过于简略,难以在工程中实用化。(" Wireless FPGA Design" contains all the examples source code, including the matlab simulation and verilog source code, the contents of this book is still very rich, involved in all aspects of the field of wireless communications. But for some relatively new technology, some of its FPGA implementation is too brief, it is difficult in practical engineering.)
    2009-10-26 14:50:33下载
    积分:1
  • 32_lvds_test
    Xilinx 公司Spartan-6系列FPGA实现LVDS,带Modelsim仿真文件,已综合。(Xilinx Spartan-6 Series FPGA implements LVDS with Modelsim simulation file, which has been synthesized.)
    2020-11-30 20:59:27下载
    积分:1
  • EMAC6
    verilog实现的FPGA三态以太网链路层通信代码,里面有状态机,并按各个模块的功能分了文件夹,还有说明文档,自定义帧的产生和接收,开发环境为Xilinx ISE,测试无误。(verilog realization FPGA Tri-Mode Ethernet link layer communication code, which the state machine, according to the function of each module sub folder, as well as documentation, self-defined frame generation and reception, the development environment for the Xilinx ISEtest and correct.)
    2013-01-09 00:04:20下载
    积分:1
  • FIFO
    Simulation and Synthesis Techniques for Asynchronous FIFO Design
    2013-08-27 16:07:08下载
    积分:1
  • XUAN-ZHUAN-led
    旋转LED 实现自适应转速 字幕滚动 对接的程序(Rotating LED Adaptive Speed ​ ​ subtitles scroll docking program)
    2013-02-06 16:17:56下载
    积分:1
  • 基于任意波形发生器的实现可编程逻辑器件…
    基于可编程逻辑器件实现任意波形发生器VHDL源代码-Programmable logic device based on the arbitrary waveform generator implementation VHDL source code
    2023-05-09 22:45:03下载
    积分:1
  • xapp224_data_recovery_design-file
    XAPP224 VHDL Data Recovery design file
    2021-03-30 17:49:09下载
    积分:1
  • uart串口的vhdl语言程序。本人调试过 ,非常好用
    uart串口的vhdl语言程序。本人调试过 ,非常好用-serial UART VHDL Language Program. I debug, and very easy to use
    2022-01-22 15:13:57下载
    积分:1
  • ahb_verilog_design
    代码为ahb interface ,用verilog编写的,包括仿真和综合。(Code for the interface AHB, written in Verilog, including simulation and synthesis.)
    2020-12-21 14:49:07下载
    积分:1
  • 检测上升沿的verilog程序,有验证程序,可用synplify验证
    检测上升沿的verilog程序,有验证程序,可用synplify验证-Detection of rising edge of the Verilog procedures, there is the verification process can be used to verify Synplify
    2022-01-31 05:33:02下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载