登录
首页 » VHDL » ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证

ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证

于 2022-02-07 发布 文件大小:94.75 kB
0 123
下载积分: 2 下载次数: 1

代码说明:

ask调制,基于VHDL仿真平台,解调同样给出,此程序经过验证-ask modulation, based on VHDL simulation platform, demodulator is the same, this procedure proven

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 介绍VHDL编程的资料,很详细,值得收藏
    介绍VHDL编程的资料,很详细,值得收藏-vhdl
    2023-01-26 15:25:04下载
    积分:1
  • 基于EPM1270的PS2键盘鼠标驱动源码Verilog
    基于EPM1270的PS2键盘鼠标驱动源码Verilog-Based on the EPM1270 the PS2 keyboard and mouse-driven Verilog source
    2023-04-28 06:25:04下载
    积分:1
  • mmuart
    说明:  简单uart,verilog语言编写,已经经过测试,有需要的可以看看(Simple uart, Verilog language, has been tested, you can see if you need it)
    2020-06-23 20:00:01下载
    积分:1
  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • kalman filter
    图书馆IEEE;
    2023-04-02 19:00:03下载
    积分:1
  • FPGA
    无线通信FPGA实现的代码 有matlab和verilog(FPGA implementation of wireless communication code matlab and verilog)
    2012-09-17 10:39:40下载
    积分:1
  • EDA VHDL modules commonly used procedure, the time
    EDA中常用模块VHDL程序,不同时基的计数器由同一个外部是中输入时必备的分频函数。分频器FENPIN1/2/3(50分频=1HZ,25分频=2HZ,10分频=5HZ。稍微改变程序即可实现)-EDA VHDL modules commonly used procedure, the time- with a counter by the external input is required when the sub-frequency functions. Frequency Divider FENPIN1/2/3 (50 1HZ frequency = 25 = 2HZ-frequency, frequency = 10 points Stripper. A slight change in procedure can be realized)
    2022-07-02 21:52:46下载
    积分:1
  • dowload from : www.fpga.com.cn
    -- Moore State Machine with explicit state encoding -- dowload from: www.fpga.com.cn & www.pld.com.cn--- Moore State Machine with explicit state encoding-- dowload from : www.fpga.com.cn
    2022-04-23 20:22:54下载
    积分:1
  • FPGA的设计流程手册
    FPGA设计流程指南 介绍基本的设计方法-FPGA Design Process Manual
    2022-08-14 04:24:11下载
    积分:1
  • kbfp
    实现任意整数倍的信号分频,可调,不存在毛刺,波形完整,可运于信号的分析与检测(Arbitrary integer multiple of the signal frequency, adjustable, there is no glitch, waveform integrity, and can transport the analysis and the detection signal)
    2015-08-14 22:58:22下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载