登录
首页 » VHDL » EDA VHDL modules commonly used procedure, the time

EDA VHDL modules commonly used procedure, the time

于 2022-07-02 发布 文件大小:3.06 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

EDA中常用模块VHDL程序,不同时基的计数器由同一个外部是中输入时必备的分频函数。分频器FENPIN1/2/3(50分频=1HZ,25分频=2HZ,10分频=5HZ。稍微改变程序即可实现)-EDA VHDL modules commonly used procedure, the time- with a counter by the external input is required when the sub-frequency functions. Frequency Divider FENPIN1/2/3 (50 1HZ frequency = 25 = 2HZ-frequency, frequency = 10 points Stripper. A slight change in procedure can be realized)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16-bit-CPU
    单周期16位CPU的设计,我们的计算机组成原理课设,可以实现R型、I型和J型指令,内有报告和指导书(Single-cycle 16-bit CPU design, our Principles of Computer Organization class set, you can achieve R-type, type I, and J-type instructions, reports and instructions)
    2020-08-02 10:28:35下载
    积分:1
  • 加法器
    说明:  4位加法器,4位数字相加及进位功能的实现,主要利用Verilog语言实现,简单轻松,且代码量少(a adder which can realize 4 bit numbers adding)
    2020-10-31 11:05:41下载
    积分:1
  • APB 总线
    APB 总线。可以实现单个数据在总机与从机之间的读写功能(This can achieve the read and write functions of a single data between the master and the slave .)
    2017-08-22 16:04:06下载
    积分:1
  • Kluwer.Academic.The.Verilog.Hardware.Description
    Kluwer academic the verilog hardware description language fith edition
    2014-10-08 08:11:42下载
    积分:1
  • serial port simulated programme of lattice
    lattice的串口仿真的程序- serial port simulated programme of lattice
    2023-04-29 09:40:03下载
    积分:1
  • sobel
    这是本人自己编写的可用于256*256大小的图像进行sobel边缘检测的vhd文件,可在QuartusII或MaxplisII下综合和仿真,并在FPGA上测试过。可以进行修改支持其他大小图像的sobel边缘检测,同时还可以实现其它的图像模块化处理算法,例如高斯滤波,平滑等。(this is my own preparation for the 256* 256 size of the image segmentation Edge Detection vhd document in the next QuartusII or MaxplisII integrated and simulation, and the FPGA tested. Can be adapted to support other size image segmentation edge detection, It can also achieve other modular image processing algorithms, such as Gaussian filtering, smoothing and so on.)
    2020-07-09 21:08:55下载
    积分:1
  • 本程序实现任意占空比产生,已经在easyfpga030综合过
    本程序实现任意占空比产生,已经在easyfpga030综合过-This procedure generated to achieve an arbitrary duty cycle
    2022-08-03 13:14:41下载
    积分:1
  • FIR滤波器的基本Verilog代码实现
    FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
    2023-05-26 13:40:03下载
    积分:1
  • VHDL语言实现时钟程序,用fpga开发板试过后,能够执行
    VHDL语言实现时钟程序,用fpga开发板试过后,能够执行-VHDL Pang Sung-wife of mother
    2022-05-27 01:05:27下载
    积分:1
  • TFT_CTRL_800_480_16bit
    文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
    2019-04-12 09:22:29下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载