登录
首页 » VHDL » VHDL_COUNTING 0_9_LED 7 段 (ĐẾM 0 ĐẾN 9 HIỂN THỊ LED 7 ĐOẠN BẰNG NGÔN NGỮ VHDL)

VHDL_COUNTING 0_9_LED 7 段 (ĐẾM 0 ĐẾN 9 HIỂN THỊ LED 7 ĐOẠN BẰNG NGÔN NGỮ VHDL)

于 2022-02-11 发布 文件大小:222.63 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

VHDL_COUNTING 0_9_LED 7 段 (ĐẾM 0 ĐẾN 9 HIỂN THỊ LED 7 ĐOẠN BẰNG NGÔN NGỮ VHDL)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • xilinx xc9572 cpld 实现的伺服电机控制器,电机控制输出,和增量编码器读取。...
    xilinx xc9572 cpld 实现的伺服电机控制器,电机控制输出,和增量编码器读取。-Xilinx xc9572 cpld achieve servo motor controller, motor control output, Incremental encoder and the reader.
    2022-07-13 06:40:13下载
    积分:1
  • verilogCRC32
    32位bit输入的CRC32校验,verilog的代码,以及modelsim的testbench代码(The encode of CRC32 with 32bit-inputs based on verilog, and according encode of testbench)
    2012-03-07 10:22:58下载
    积分:1
  • Detailed description of the FPGA design flow of the entire FPGA design flow full...
    详细的说明了FPGA设计的整个流程 FPGA设计全流程Modelsim>>Synplify.Pro>>ISE-Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE
    2022-11-01 22:10:02下载
    积分:1
  • cc
    说明:  CC217编程序,verilog实现,串行输入串行输出(CC 217 program, to achieve Verilog, serial input serial output)
    2014-11-29 15:27:30下载
    积分:1
  • oled
    驱动0.96寸的oled显示数字和字母,(Drive 0.96 inch OLED to display numbers and letters.)
    2021-01-14 16:28:46下载
    积分:1
  • 基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图,已下载实现...
    基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图,已下载实现 -FPGA-based design of traffic lights have Verilog HDL source code, simulation map with pin configuration map has been downloaded realize
    2022-06-27 19:08:32下载
    积分:1
  • cos
    原创:cos函数和sin函数的VHDL实现,很实用(cos of the VHDL implementation)
    2020-11-27 22:29:30下载
    积分:1
  • CPLD
    控制三相步进电机及光电编码器的采集,当电机停止时,保证三相里面只有一相相通,防止停止时电流过大.(Control three-phase stepper motor and optical encoder collection, when the motor stops to ensure that only one phase of three-phase inside the heart, and to prevent too much current is stopped.)
    2008-05-26 11:37:38下载
    积分:1
  • piso8_ok_bingchuanzhuanhuan
    本程序是用vhdl开发的实现并串转换功能的程序。(This procedure is developed using VHDL implementation and string conversion function of the program.)
    2017-06-07 15:50:38下载
    积分:1
  • 用verilog语言实现的霍夫曼压缩编码算法
    说明:  一种用verilog语言实现的霍夫曼压缩编码算法(Huffman compression implemented by Verilog)
    2019-11-18 18:29:45下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载