登录
首页 » VHDL » AVR IP CORE 可以直接用于工程的开发和 已经通过编译和仿真

AVR IP CORE 可以直接用于工程的开发和 已经通过编译和仿真

于 2022-02-15 发布 文件大小:66.17 kB
0 46
下载积分: 2 下载次数: 1

代码说明:

AVR IP CORE 可以直接用于工程的开发和 已经通过编译和仿真-AVR IP CORE can be directly used for project development and has passed the compiler and simulation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Ssmic13g_hs_nM
    中芯国际130nm库文件,在DC综合练习中可以使用,并能帮帮助理解库的含义-DC Veriog,已通过测试。 (SMIC 130nm library file, you can use in the DC Comprehensive Exercises, and help to help understand the meaning of the library-DC Veriog has been tested.)
    2012-07-19 20:25:03下载
    积分:1
  • VHDL
    VHDL-2008 Just the New Stuff Peter J. Ashenden Consultant Ashenden Designs
    2022-03-31 09:30:59下载
    积分:1
  • 05_fifo_test
    说明:  FIFO: First in, First out 代表先进的数据先出,后进的数据后出。Xilinx 在 VIVADO 里为我们已经提供了 FIFO 的 IP 核, 我们只需通过 IP 核例化一个 FIFO,根据 FIFO 的读写时序来写入和读取FIFO 中存储的数据。(FIFO: first in, first out represents the first out of advanced data, and the last in data is the last out. Xilinx has provided us with the IP core of FIFO in vivado. We only need to instantiate a FIFO through the IP core, and write and read the data stored in FIFO according to the FIFO read-write timing.)
    2021-04-08 22:19:20下载
    积分:1
  • AN66806
    提供了利用 GPIF 对 FX2LP 与同步 FIFO CY7C4625-15AC 之间的接口进行设计的源代码(Provides for the use of GPIF FX2LP and synchronization FIFO CY7C4625-15AC to design the interface between the source code)
    2013-08-13 14:42:55下载
    积分:1
  • polar_SC译码
    该部分的主要功能是完成基于FPGA的polar码SC译码。(The main function of this part is to complete the FPGA-based polar code SC decoding.)
    2021-02-17 13:49:46下载
    积分:1
  • CCD-color-image-interpolation
    CCD图像的颜色插值算法研究及其FPGA实现方法(Color CCD image interpolation algorithm and its FPGA implementation)
    2021-05-14 18:30:03下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • clock
    软件开发环境:ISE 7.1i 仿真环境:ModelSim SE 6.0 1. 多功能数字钟(Software development environment: ISE 7.1i simulation environment: ModelSim SE 6.0 1. Multi-function digital clock)
    2009-03-22 12:44:34下载
    积分:1
  • a simple survey of 110 three detectors, and a logical map vhdl description, incl...
    一个简单的探测110三位的探测器,用逻辑图和vhdl描述,包括实验报告和测试图。-a simple survey of 110 three detectors, and a logical map vhdl description, including reports and experimental test plan.
    2023-02-09 13:20:04下载
    积分:1
  • FPGA-PID
    基于FPGA设计的一个PID控制系统,完成对物体检测和运动控制;直流电机和步进电机驱动模块是可选的。(PID control system based on FPGA: Objection detection, movement control, motor driver is optional)
    2018-03-08 23:01:30下载
    积分:1
  • 696524资源总数
  • 103930会员总数
  • 47今日下载