登录
首页 » VHDL » FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好

FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好

于 2022-02-20 发布 文件大小:224.87 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好-FPGA to eliminate bounce in key research and application modules, principles and examples are very good

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • my_lift
    电梯控制,包括楼层按键相应,显示上下状态。(Elevator control, including the floors of the corresponding button to show the whole state.)
    2008-04-24 10:15:52下载
    积分:1
  • Design-Compiler-Reference
    dc的应用规范,以及一些基础的操作指导,注意事项等(dc application specification, as well as some basic instructions, precautions, etc.)
    2013-08-13 11:14:47下载
    积分:1
  • decode_64_66
    自编的64B/66B解码程序,做毕业设计的时候写的。(The decoding process 64B/66B , written when i am in the school。)
    2020-10-16 10:07:29下载
    积分:1
  • VHDL language used hardware realize the serial communication of test code that c...
    用硬件VHDL语言实现的串口通信的试验代码,可用来代替单片机的工作对串口进行测试。-VHDL language used hardware realize the serial communication of test code that can be used to replace the work of single-chip serial port for testing.
    2022-06-01 13:40:50下载
    积分:1
  • RS2
    该源代码是RS(31,19)码的完整编译码程序,采用的是VerilogHDL语言,包含了RS码的编码和译码,这蛋疼的东西花费好多时间(The source code is RS (31,19) code complete encoding and decoding procedures, and spend a lot of time using is VerilogHDL language contains the encoding and decoding of RS codes, this egg pain)
    2012-09-09 13:04:41下载
    积分:1
  • 24x24-booth
    可用的24位x24位的booth乘法器的verilog代码(24X24 booth muplily)
    2011-06-09 17:59:26下载
    积分:1
  • srfft_test
    基于分裂基的蝶型FFT,用C实现,经过测试,没有错误,可以直接拿去使用。(Based on the division of FFT butterfly type, use C implementation, tested, no error, can directly use. )
    2016-05-05 22:35:40下载
    积分:1
  • 自己编写的经过QuartusII验证的Verilog HDL程序,可以实现常见功能...
    自己编写的经过QuartusII验证的Verilog HDL程序,可以实现常见功能-After QuartusII their written procedures for verification of the Verilog HDL, can achieve common features
    2022-01-23 10:27:24下载
    积分:1
  • 全加器
    利用Verilog语言编写的,在vivado环境下带进位标志的全加器的工程文件与Testbench(Engineering files and Testbench of the full adder with the carry mark in vivado environment written by Verilog language)
    2018-08-06 14:15:55下载
    积分:1
  • Application of VHDL language of the control procedures of traffic lights. Famili...
    应用VHDL语言编写交通灯的控制程序。 熟悉该语言的基本用法。-Application of VHDL language of the control procedures of traffic lights. Familiar with the basic use of the language.
    2023-07-22 01:45:04下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载