登录
首页 » VHDL » EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...

EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。...

于 2022-10-28 发布 文件大小:1.62 kB
0 132
下载积分: 2 下载次数: 1

代码说明:

EDA设计实验,用VHDL编写的数字时钟代码,能显示分,秒,小时。根据所设置的频率不同,能够调整时间快慢。-EDA design of experiments, prepared by VHDL code digital clock showing the hours, seconds, hours. According to the frequency of different settings, time to adjust speed.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpga-fft
    xlinx fpga实现fft功能,利用ip核,包含源程序及完整工程文件,直接就能使用(The fft function xlinx fpga ip-core contains the source code and complete the project file, and can be used directly)
    2013-02-22 10:37:47下载
    积分:1
  • MB
    说明:   基于VHDL语言数字秒表设计,在FPGA实验平台下开发(Digital stopwatch design based on VHDL, FPGA experimental platform under development)
    2015-04-21 20:11:14下载
    积分:1
  • cpu_easy
    ADD MOV MOVi SUB四指令cpu设计,qutartus,(Design of four-instruction CPU)
    2019-05-13 11:44:49下载
    积分:1
  • FPGA-root-operation
    本文分析比较了实现开方运算的牛顿一莱福森算法、逐次逼近算法、非冗余开方算法种算法,并给出了基于的开方器的实现方法(Root operation FPGA-based implementation.pdf)
    2012-11-04 01:44:02下载
    积分:1
  • 这是DES的Verilog源代码(数据加密标准)是用来在N.
    This is verilog source code for DES(Data Encryption standard) which is used in network security.
    2022-04-21 02:32:09下载
    积分:1
  • pl_read_write_ps_ddr
    说明:  PL 和 PS 的高效交互是 zynq 7000 soc 开发的重中之重,常常需要将 PL 端的大量数据实时送到 PS 端处理,或者将 PS 端处理结果实时送到 PL 端处理,但是各种协议非常麻烦,灵活性也比较差,直接通过 AXI 总线来读写 PS 端 ddr 的数据,这里面涉及到 AXI4 协议,vivado 的 FPGA 调试等。(The efficient interaction between PL and PS is the top priority of zynq 7000 SoC development. We often need to send a large amount of data from PL to PS for real-time processing, or send the processing results from PS to pl for real-time processing. In general, we will think of using DMA for processing, but various protocols are very troublesome and the flexibility is poor. This course explains how to use Axi directly Bus to read and write DDR data of PS terminal, which involves axi4 protocol, FPGA debugging of vivado, etc.)
    2021-01-22 17:46:44下载
    积分:1
  • DE2_115_Synthesizer
    FPGA implementation of simple Multi-tone Electronic Keyboard using DE2-115 board with a PS/2 keyboard and speaker
    2013-08-20 19:48:32下载
    积分:1
  • a
    说明:  利用FPGA实现SDH开销中帧头A1A2的检测(FPGA implementation using SDH overhead in the frame header detection of A1A2)
    2010-05-25 21:17:03下载
    积分:1
  • NIOS_TIMER
    很不错的资源哦,这是我在实验室当年总结的关于nios timer的程序段(nios timer)
    2014-06-18 09:13:42下载
    积分:1
  • Reread-machine-program
    通过凌阳16位单片机实现复读机的应用的程序。(By Sunplus 16-bit MCU repeater application process.)
    2011-07-30 16:09:07下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载