登录
首页 » VHDL » 这个是专门用在ALtera第二代PLD MAXII上的16位微处理器IP核,文档齐全...

这个是专门用在ALtera第二代PLD MAXII上的16位微处理器IP核,文档齐全...

于 2022-02-21 发布 文件大小:235.11 kB
0 123
下载积分: 2 下载次数: 1

代码说明:

这个是专门用在ALtera第二代PLD MAXII上的16位微处理器IP核,文档齐全-this is the ALtera devoted second-generation PLD MAXII on the 16-bit microprocessor IP core, complete documentation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fadd16
    实验用16位全加器的VHDL代码,适合初学者学习,数电学习的好工具。 (Experiment with 16-bit full adder VHDL code for beginners to learn, a good tool to learn a few power.)
    2010-05-11 20:37:34下载
    积分:1
  • FM
    说明:  基于FPGA和弦!!!音乐芯片的设计与实现!!!(Design and implementation of FPGA chip based on the chord music)
    2015-01-07 17:02:29下载
    积分:1
  • complex_timing_by_Primetime
    用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
    2012-08-05 19:07:47下载
    积分:1
  • verilog 语言实例,对于新手学习有很大帮助的实例
    verilog 语言实例,对于新手学习有很大帮助的实例-Examples of Verilog language, the novice has to learn very helpful examples of
    2022-07-13 04:50:37下载
    积分:1
  • AHBtoAPB
    说明:  amba总线桥:ahb to asb!verilog hdl文档加代码,非常全,soc(amba bus bridge: ahb to asb! verilog hdl code for the document plus a very full, soc)
    2021-01-05 03:48:55下载
    积分:1
  • ConvolutionWithViterbiDecoding
    QPSK调制下的(5,7)卷积码的编码和维特比译码与BPSK调制下(5,7)卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)
    2020-12-12 20:09:15下载
    积分:1
  • Project7_5
    说明:  基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
    2020-06-18 04:00:01下载
    积分:1
  • 用键盘控制FPGA,再由FPGA控制VGA显示器是好东西
    用键盘控制FPGA,再由FPGA控制VGA显示器是好东西-Use the keyboard to control FPGA, and then by the FPGA to control VGA display is a good thing
    2022-04-11 22:37:54下载
    积分:1
  • 试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向...
    试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向中间移动再散开;第三种花样为彩灯两边同时亮两个逐次向中间移动再散开;第四种花样为彩灯两边同时亮三个,然后四亮四灭,四灭四亮,最后一灭一亮。四个花样自动变换,重复以上过程。输入时钟频率为500Hz,灯亮的时间在1―4秒之间,可以自由控制。电路中以“1”代表灯亮,以“0”代表灯灭。-Lantern try to design a controller to control 8 lights. The controller has four kinds of lanterns automatically switch the pattern. The first lantern pattern for right-to-left, and then lit from left to right each time, the whole body light second pattern for a lantern light at the same time on both sides of successive spread to the middle of moving again third pattern for lantern light at the same time on both sides to the middle of two successive re-dispersed mobile fourth pattern for the lantern light at the same time on both sides of the three, then four out four bright, four out four-liang, the last light out. Automatically transform the four patterns, repeat the process above. Input clock frequency of 500Hz, the time for lights between 1-4 seconds, they can con
    2022-08-19 21:54:46下载
    积分:1
  • 频率计,vhdl语言, ispDesignEXPERT
    频率计,vhdl语言, ispDesignEXPERT-Frequency meter, vhdl language, ispDesignEXPERT
    2022-11-04 19:50:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载