登录
首页 » VHDL » 试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向...

试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向...

于 2022-08-19 发布 文件大小:1.37 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向中间移动再散开;第三种花样为彩灯两边同时亮两个逐次向中间移动再散开;第四种花样为彩灯两边同时亮三个,然后四亮四灭,四灭四亮,最后一灭一亮。四个花样自动变换,重复以上过程。输入时钟频率为500Hz,灯亮的时间在1―4秒之间,可以自由控制。电路中以“1”代表灯亮,以“0”代表灯灭。-Lantern try to design a controller to control 8 lights. The controller has four kinds of lanterns automatically switch the pattern. The first lantern pattern for right-to-left, and then lit from left to right each time, the whole body light second pattern for a lantern light at the same time on both sides of successive spread to the middle of moving again third pattern for lantern light at the same time on both sides to the middle of two successive re-dispersed mobile fourth pattern for the lantern light at the same time on both sides of the three, then four out four bright, four out four-liang, the last light out. Automatically transform the four patterns, repeat the process above. Input clock frequency of 500Hz, the time for lights between 1-4 seconds, they can con

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ethernet-verilog
    非常详细的千兆以太网MAC verilog代码,可以供硬件设计时有关网络的开发参考(Very detailed Gigabit Ethernet MAC verilog code, can be used for hardware design of the network to develop a reference)
    2020-09-19 11:27:57下载
    积分:1
  • LCD12864
    LCD12864的显示程序,使用的是verilog语言编写的显示程序,为PDF文档(LCD12864 display program, using Verilog language display program, as a PDF document)
    2013-05-11 09:53:44下载
    积分:1
  • verilogsram
    SRAM 读写实验,SRAM存储器的读写操作,Verilog源码有助于提高代码coding能力。使用例程。(SRAM write and read)
    2017-04-20 22:20:05下载
    积分:1
  • zhentongbu
    FPGA在通信上的运用:基于VHDL的帧同步程序(Application of FPGA in communication: Based on VHDL frame synchronization procedures )
    2012-11-28 09:10:05下载
    积分:1
  • adc
    基于DSP28335的产生ADc采样的程序(Program for generating ADC sampling based on DSP28335)
    2018-11-30 14:45:33下载
    积分:1
  • GAL16V8(fangzhen74LS138)
    GAL16V8(仿真74LS138),试验通过。包括able及jed文件。对pcb印板设计时,对简化走线特别有用。简单的修改GAL16V8程序,可灵活地进行地址译码修改。(GAL16V8 (simulation 74LS138), test passed. Including the able and jed file. Printed on the pcb board design, especially useful to simplify alignment. Simple modifications GAL16V8 program, the flexibility to change the address decoding.)
    2011-01-26 20:43:01下载
    积分:1
  • Verilog语言手册
    Verilog Language Manual
    2022-04-19 20:28:43下载
    积分:1
  • Using FPGA realize DDS, can be frequency, amplitude from hardware to complete
    用FPGA实现DDS,可变频,幅值由硬件完成-Using FPGA realize DDS, can be frequency, amplitude from hardware to complete
    2022-04-02 05:52:39下载
    积分:1
  • 30
    说明:  30 bus for atp design
    2016-02-14 19:41:55下载
    积分:1
  • ISARCSSim_dr
    基于CS的一维距离像(HRRP)及FFT成像对比(CS-based HRRP and FFT HRRP)
    2021-01-13 19:58:49下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载