登录
首页 » VHDL » 奇数奇偶校验器使用VHDL的有限状态机

奇数奇偶校验器使用VHDL的有限状态机

于 2022-02-24 发布 文件大小:563.00 B
0 130
下载积分: 2 下载次数: 1

代码说明:

An odd parity checker as an FSM using VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是一个用vhdl编的多功能电子秒表,可以记录几个人的时间,并且可以在跑秒的时候查看记录。。〔原创〕...
    这是一个用vhdl编的多功能电子秒表,可以记录几个人的时间,并且可以在跑秒的时候查看记录。。〔原创〕-This is a series with VHDL multifunctional electronic stopwatch, can be recorded by several people, and that they could run in the second examined the records. . [Original]
    2022-12-02 01:35:03下载
    积分:1
  • AT91SAM9261-BasicLCD-IAR4_30A-1_1
    GPS 导航器TFT 驱动源程序。主CPU为ATmel的AT91sam9261(ARM926的内核)(TFT GPS navigation device driver source code. CPU for the AT91sam9261 ATmel (ARM926 the kernel))
    2007-01-03 14:14:48下载
    积分:1
  • DATA_scramble
    扰码器的verilog实现,参考802.11a相关标准(Scrambler in verilog implementation)
    2009-12-20 16:44:15下载
    积分:1
  • 使用MATLAB完成CDMA系统的相关接收机,其中哈达码矩阵为128阶,仿真比特信噪比为...
    使用MATLAB完成CDMA系统的相关接收机,其中哈达码矩阵为128阶,仿真比特信噪比为-10DB-CDMA system using MATLAB to complete the relevant receivers, which Hadamard matrix of 128 bands, simulation-10DB-bit signal to noise ratio for
    2022-06-27 04:04:51下载
    积分:1
  • i2c-configure-SAA7113
    i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
    2013-12-25 16:37:37下载
    积分:1
  • Farrow
    说明:  matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似。(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2021-03-28 22:29:11下载
    积分:1
  • 由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证
    由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证-By the VHDL language using the D flip-flop is QUARTUES environment has been tested
    2022-05-08 21:19:33下载
    积分:1
  • this project is based on half adder ,full adder,half subtractor and full subtrac...
    this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. - this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.
    2022-12-30 21:40:03下载
    积分:1
  • 这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器
    这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器-this is an implimentation of an multiplier rather than multiplexer.
    2022-05-16 15:56:46下载
    积分:1
  • quanjiaqi
    4 级流水方式的8 位全加器。。。。。。(Way flow of 4 full adder 8. . . . . .)
    2009-04-29 15:48:35下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载