登录
首页 » VHDL » Verilog ADPLL文件和testbench。V

Verilog ADPLL文件和testbench。V

于 2022-02-25 发布 文件大小:25.04 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

verilog ADPLL file with testbench.v

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL编写的4个led灯循环明暗变化,通过改变波形占空比实现,课堂作业自编程序...
    VHDL编写的4个led灯循环明暗变化,通过改变波形占空比实现,课堂作业自编程序-VHDL prepared by the four led lights cycle shading changes, by changing the waveform duty cycle to achieve, self-compiled class operating procedures
    2022-04-17 17:16:20下载
    积分:1
  • encoder_Z64_all_rate
    Wimax矩阵的LDPC编码器,已通过modelsim仿真测试,并前在altera的FPGA板上通过测试,码率5/6,可进入代码内部修改参数,支持2/3,3/4其他2个码率,数据吞吐量为700M(Wimax based LDPC encoder, modelsim simulation passed, also passed on altera FPGA board, code rate 5/6, also support 2/3,3/4, throughout 700m)
    2012-03-19 09:44:32下载
    积分:1
  • cordic
    16级流水线型cordic旋转代码以及测试文件,亲测好用(16-stage pipelined cordic rotation code and test files, pro-testing)
    2019-03-09 08:59:01下载
    积分:1
  • 16/64 点 FFT
    这是通过使用 VHDL 代码的 FFT 库函数。它可以切换的 FFT 16 点和 64 点之间的长度。它包含蝴蝶、捻因子、 ROM、 RAM 和等等。它可以成功运行在 Quartus 2 或其他软件上。
    2022-03-13 13:35:13下载
    积分:1
  • PCM
    本例设计一个码率为500kb/s,字长为8 位、帧长为128 个字、帧同步码为EB90H 的PCM 采编器。用VHDL语言实现的。(This designs a code to lead for the 500 kbs|s, the word is long for 8, the growing is synchronous code of for 128 words and for the EB90 H of PCM adopt to weave a machine.Use what VHDL language carry out. )
    2021-04-23 17:08:47下载
    积分:1
  • 基于FPGA的uart控制器,波特率可选,VHDL编程,Quartusii 6.0 平台,vhdl语言编程...
    基于FPGA的uart控制器,波特率可选,VHDL编程,Quartusii 6.0 平台,vhdl语言编程-FPGA-based UART controller, an optional baud rate, VHDL programming, Quartusii 6.0 platform, vhdl language programming
    2022-12-05 20:10:10下载
    积分:1
  • PCIe
    本书共由三篇组成。其中第一篇由第1~3章组成,介绍PCI总线的基础知识。第二篇 由第4~13章组成,介绍PCIExpress总线的相关概念。第二篇的内容以第一篇为基础。(This book comprises a total of three components. The first chapter from the first 1-3 chapters, introduces the basics of the PCI bus. Second by the first 4 to 13 chapters, introduces concepts related PCIExpress bus. The contents of the first to second basis.)
    2020-06-26 17:20:02下载
    积分:1
  • Several Example FPGA design contest
    几个fpga竞赛的设计例-Several Example FPGA design contest
    2022-09-16 03:50:03下载
    积分:1
  • uart
    it contains pdf file which has vhdl program of uart (universal asynchoronus receiver and transmitter). which very simple and easy to understand
    2010-04-22 20:47:55下载
    积分:1
  • DDS_DAC_Output
    说明:  本工程使用A7系列FPGA产生DDS,用DAC0832进行正弦电压输出(In this project, A7 series FPGA is used to generate DDS, and DAC0832 is used for sinusoidal voltage output)
    2019-05-06 10:05:10下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载