登录
首页 » VHDL » vhdl 基于ADC0809 A/D转换控制器的设计实验

vhdl 基于ADC0809 A/D转换控制器的设计实验

于 2022-02-25 发布 文件大小:74.60 kB
0 150
下载积分: 2 下载次数: 1

代码说明:

vhdl 基于ADC0809 A/D转换控制器的设计实验-vhdl ADC0809

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Slave-FIFO
    详细讲解Slave FIFO模式下的初始化设置和相对应寄存器说明(Explain in detail the initial setup Slave FIFO mode and the corresponding register description)
    2014-03-18 17:33:23下载
    积分:1
  • DATA_Scramble
    扰码器的FPGA实现,选择的扰码器规格为15位移位寄存器。(FPGA scrambler, scrambler specifications for a 15 bit shift register.)
    2021-01-16 19:28:46下载
    积分:1
  • 用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,
    用CPLD驱动扬声器实现音乐的播放,程序是用VERILOG写的,-CPLD driver speakers with music player, the program is written in VERILOG,
    2022-03-20 12:37:01下载
    积分:1
  • 6
    说明:  4位数码扫描显示电路,我们控制一个七段LED需要8个输出端口;如果要输出四位十进制数,就需要32的输出端口,这将占用大量的端口资源。采用串行扫描显示,我们只需要8+4共12个端口即可。其原理是:用一个四位的输出端控制,某一时刻只选中其中的一个LED(输出为‘1’表示选中),八位的输出端将该LED所需要显示的值输出;然后四位的输出端值改变,选中下一个LED。这样依次类推。如果选择的频率很快,达到50Hz以上,由于人眼的视觉暂留效应,看起来就像4个LED同时显示。 设计一个程序,输入四个一位十进制数,用4个LED显示出来。CLK采用频率可调信号发生器,逐渐改变频率,观察扫描频率的改变对输出效果的影响。 输入:连续脉冲,逻辑开关;输出:七段LED。 (4 digital scanning display circuit, we need to control a seven-segment LED output port 8 If you want to output four decimal numbers, you need the output port 32, which will take up a lot of ports. Serial scans showed, we need only 8 of 12 ports can be+4. The principle is: the output of four with a control, a time to select only one LED (output 1 is selected), 8 output of the LED by the need to show the value of the output then The output value of the four changes, select the next LED. This and so on. If you select the frequency rapidly, reaching more than 50Hz, as the human eye s persistence of vision effect, looks like a 4 LED display simultaneously. Design a program, enter a decimal number four, with four LED display. CLK signal generator with adjustable frequency, gradually changing the frequency of observed changes in scan frequency effect on the output. Input: Continuous pulse, logic switches output: seven-segment LED.)
    2010-06-21 22:07:59下载
    积分:1
  • hamming_encodeadecode
    用Verilog语言编写的对m序列进行汉明码编译码的程序。具体实现为产生m序列后对其进行(7,4)汉明码编码并加错,然后将其纠错译码并输出,详细过程见仿真。(Written by Verilog m sequence of procedures for coding and decoding Hamming codes. Concrete realization of m sequence to produce its (7,4) hamming code and a mistake, and then error correction decoding and output, see the detailed process simulation.)
    2011-04-22 16:46:39下载
    积分:1
  • LEDbrightness
    使用PWM控制LED亮度的单片机C代码,共计十个亮度。(PWM control of LED brightness microcontroller C code, for a total of ten brightness.)
    2012-06-08 21:14:10下载
    积分:1
  • VHDL
    Project manager is reak vhdl old man
    2015-09-10 10:06:28下载
    积分:1
  • 时序逻辑与组合逻辑(VHDL)
    代码使用应用于 FPGA的VHDL代码,主要是告诉大家时序逻辑和组合逻辑的应用场合和区别,希望能够对大家有所帮助
    2022-10-19 04:15:03下载
    积分:1
  • dspbuilder_manul
    这份文献主要介绍了dsp builder 8.0的功能及使用手册,介绍了如何和matlab一起使用的步骤。(This literature focuses on the dsp builder 8.0 features and user manual describes how to matlab and used in conjunction with steps.)
    2009-10-17 21:00:41下载
    积分:1
  • I2C_CSDN
    verilog 编写的I2C程序,控制D/A的(I2C program written by Verilog to control D/A)
    2020-06-18 21:20:02下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载