登录
首页 » VHDL » 用于fpga学习,共同分享学习经验和交流学习心得

用于fpga学习,共同分享学习经验和交流学习心得

于 2022-02-25 发布 文件大小:853.04 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

用于fpga学习,共同分享学习经验和交流学习心得-For fpga to learn, to share learning experiences and the exchange of learning

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL的VGA控制
    VHDL控制VGA 在显示器上显示图形,分辨率800X600,晶振50Mhz-VGA control with VHDL
    2022-01-25 17:41:08下载
    积分:1
  • 18B20PLCD
    温度液晶显示演示程序 LCD数据线:P0口 LCD控制线:RS P20 RW P21 E P22 BUSY P07 18B20端口DQ :P27 (Temperature of liquid crystal display demo Data line: P0 LCD LCD RS P20 RW P21 control line: E P22 BUSY P07 18B20 DQ : P27 port )
    2011-12-03 23:04:34下载
    积分:1
  • en.SPI_EEPROM_Verilog_models_V10
    spi接口的eeprom模型,型号为st公司m65pxx(The eeprom model of spi interface is st company m65pxx)
    2021-01-19 14:28:44下载
    积分:1
  • Altium Partner SN-1000010 r10
    Browser modularization processing, browser modularization combing, browser modularization expansion
    2020-06-24 04:20:01下载
    积分:1
  • 基于超大规模集成电路内建自测试SOC
    AMBA设计和AHP桥梁SoC解决方案和测试策略。它是利用Xilinx和SIM模式和综合结果表明握手的两个通信协议 之间更好的预测。的设计示出了在有效的面积和速度方面。
    2022-03-16 09:13:25下载
    积分:1
  • 基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等...
    基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等-FPGA-based multi-functional Digital Clock Design and Implementation of typhoons and rainstorms are detailed Verilog HDL source code, its functions include: time settings, time display, stopwatch, frequency, date setting, date display
    2022-02-12 09:36:35下载
    积分:1
  • ofdm_modulation
    OFDM modulation source code written in Matlab
    2009-06-01 17:52:44下载
    积分:1
  • picoblaze实现串口通信...难道一定要20个字吗?
    picoblaze实现串口通信...难道一定要20个字吗?-implement uart communication base on picoblaze
    2022-03-31 20:43:55下载
    积分:1
  • this a spartan 3E base project file. this is the project of game in which vga...
    this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.
    2023-07-29 01:40:03下载
    积分:1
  • mdio
    用VIVADO软件编写的,实现以太网芯片88E1510中的mdio控制模块代码,并且含有VIO仿真文件(Written in VIVADO software, the realization of the Ethernet chip 88 e1510 mdio control module of code, and contains the VIO simulation file)
    2020-09-16 14:37:55下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载