登录
首页 » VHDL » ~ VHDL源代码的FFT IP核

~ VHDL源代码的FFT IP核

于 2022-02-25 发布 文件大小:31.67 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

FFT变换的IP核的源代码 VHDL~-FFT IP core of the source code for VHDL ~

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • crc_verilog_xilinx
    各类CRC效验码 有CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8(CONTAIN CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8 )
    2021-03-10 22:59:26下载
    积分:1
  • ads8361_avl
    Interface for ADS8361 TI ADC IP Core for ALTERA NIOS2
    2013-04-04 16:12:13下载
    积分:1
  • 看了好多网了,发现有2to4译码,3to8译码,今天我要用4to16译码,写完了就发了上来...
    看了好多网了,发现有2to4译码,3to8译码,今天我要用4to16译码,写完了就发了上来-saw a lot of net and found 2to4 decoding, 3to8 decoding, today, I must 4to16 decoding, finished on the fat in the ranks
    2022-03-09 18:15:27下载
    积分:1
  • 一个小程序,弹跳消除电路,可消除按健的毛刺干扰
    一个小程序,弹跳消除电路,可消除按健的毛刺干扰-a small procedure, bouncing elimination circuit, according to remove the burr-interference
    2022-05-14 03:36:36下载
    积分:1
  • Buzzer-music
    基于FPGA实现蜂鸣器播放音乐的功能 使用芯片为EP2C8Q208C8N,使用普通蜂鸣器,由于频率不同可实现放歌功能,本例设计的是《友谊地久天长》,使用Verilog语言编程,本例子有工程文件、仿真、波形,经过测试可以使用。(Play music based on FPGA buzzer functions using chip EP2C8Q208C8N, using ordinary buzzer, since the frequency of different functions can be realized sing, in this case the design is " Auld Lang Syne" , using Verilog language programming, this project examples files, simulation, waveform, tested can be used.)
    2016-07-05 16:15:13下载
    积分:1
  • hdlsrc
    GMSK vhdl generated from simulink
    2018-11-12 22:45:36下载
    积分:1
  • stopwatch-based-on-VHDL
    基于VHDL的电子秒表的设计,使用VHDL语言描述一个秒表电路,利用QuantusII软件进行源程序设计,编译,仿真,最后形成下载文件下载至装有FPGA芯片的实验箱,进行硬件测试,要求实现秒表功能。(Design of electronic stopwatch based on VHDL)
    2013-11-27 15:42:41下载
    积分:1
  • DDS_DAC_Output
    说明:  本工程使用A7系列FPGA产生DDS,用DAC0832进行正弦电压输出(In this project, A7 series FPGA is used to generate DDS, and DAC0832 is used for sinusoidal voltage output)
    2019-05-06 10:05:10下载
    积分:1
  • ep2c5 实现 段寄存器,实验一 verilog语言,quartus 2 仿真
    ep2c5 实现 段寄存器,实验一 verilog语言,quartus 2 仿真-Register ep2c5 achieve above experiment a verilog language, quartus 2 Simulation
    2022-03-19 07:48:20下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载