登录
首页 » VHDL » altera公司cpld的原理图库(protel格式)

altera公司cpld的原理图库(protel格式)

于 2022-03-18 发布 文件大小:158.17 kB
0 153
下载积分: 2 下载次数: 1

代码说明:

altera公司cpld的原理图库(protel格式)-sch.lib about altera s cpld.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL ip core的设计,软核的设计方法
    VHDL ip core的设计,软核的设计方法-VHDL core of the design, soft-core design
    2022-06-01 06:05:02下载
    积分:1
  • matrix-keyboard-
    矩阵键盘控制的FPGA,verilog语言实现,包括rtl,ucf,以及testbench的详尽代码(Exhaustive code matrix keyboard control FPGA, Verilog language, including the rtl, ucf, and testbench)
    2021-01-16 22:18:50下载
    积分:1
  • 乐曲演奏电路,可以播放歌曲在数码管上显示相同的时间…
    乐曲演奏电路,能演奏歌曲,同时在数码管上显示演奏的乐曲音符的数字。-Music concert circuit, can play songs at the same time in the digital tube displays the number of notes played music.
    2023-01-23 08:45:03下载
    积分:1
  • RD1006
    RD1006--I2C与存储器的IP 代码及说明文档,lattice提供,I2C Controller for Serial EEPROMs 源代码可用,并且包含tb文件-RD1006-- I2C and memory IP code and documentation. Lattice offer I2C Controller for Serial EEPROMs source code available, and document contains tb-
    2023-07-29 23:55:03下载
    积分:1
  • laplace
    说明:  Laplace可以应用于图像的锐化,根据其原理,对于Laplace后的图像同样可以进行边缘检测。(Laplace can be applied to image sharpening. According to its principle, edge detection can also be performed for images after Laplace.)
    2020-07-15 18:28:50下载
    积分:1
  • paper_about_polypahse
    一篇关于多相滤波器的论文,讲解了关于多信道的实现与仿真。(A paper about the polyphase filter,explained about the realization of multi-channel and simulation )
    2014-11-21 22:32:22下载
    积分:1
  • MTKhardwaretraing
    MTK平台硬件培训MTK平台硬件培训MTK平台 GSM双频手机接收信号 处理流程MTK平台 GSM双频手机接收信号 处理流程 (MTK platform hardware training platform hardware training MTK MTK GSM dual-band mobile phone platform to receive the signal processing)
    2010-08-05 00:12:33下载
    积分:1
  • here is gangadhar call by mailing me
    here is gangadhar call by mailing me
    2022-01-26 05:55:47下载
    积分:1
  • CNTRTEST3_7tx_rx_0422
    在ISE12.4与TMS320F2812的XINTF接口,实现数据收发(In ISE12.4 TMS320F2812 the XINTF, data transceiver)
    2021-01-08 10:48:51下载
    积分:1
  • 一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码
    一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码-Gray-code based on the Asynchronous FIFO Design and Implementation
    2022-08-23 15:10:52下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载