网站首页

this document is in two MAXplusII environment through the development and operat...

于 2022-02-26 发布文件大小:1.64 kB

 0  138

下载积分: 2 下载次数: 1

我要下载

代码说明：

此两文件是在MAXplusII环境下开发并运行通过的VHDL文件，实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

CME3000FPGADevelopment-
针对京微雅阁的CME300 FPGA教程，里面有几个例程，并附有源代码，初学者可尽快入门。(For Beijing micro Accord CME300 FPGA tutorial, there are a few routines, with source code, beginners can start as soon as possible.)

2013-08-19 18:01:21下载

积分：1
FPGA
fpga 设计全攻略，很好的fpga入门提高资料(the fpga design Raiders, good fpga the Getting Started improve data)

2012-12-09 19:03:23下载

积分：1
UC1676C
51单片机测试程序，ＩＣ:UC1676,4线串口(51 MCU test program, IC:UC1676 4-LINE, SPI INTERFACE)

2020-10-17 11:17:28下载

积分：1
这是一个verilog代码为根升余弦滤波器
this is a verilog code for root raised cosine filter

2022-05-25 01:29:30下载

积分：1
TOFED_Dataflow
Take its complement by applying DeMorgan’s theorem to obtain F in the form of product of complemented products.

2014-11-08 06:56:35下载

积分：1
vend
自动售货机，根据所要的东西，自动收费，并进行找零(Vending machine, according to what you want to automatically charge and conduct Keep the change)

2010-01-10 16:56:54下载

积分：1
dp_xiliux the CPLD Verilog design experiments, serial presentation. code test.
dp_xiliux 的 CPLD Verilog设计实验,串口演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, serial presentation. code test.

2022-11-12 18:25:03下载

积分：1
奇数奇偶校验器使用VHDL的有限状态机
An odd parity checker as an FSM using VHDL

2022-02-24 23:42:29下载

积分：1
xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。
xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。-Xilinx FPGA to achieve the company

2022-10-21 12:30:03下载

积分：1
4x4-Keypad
fpga的一个小程序用于3s500e 4*4键盘模块(fpga is a small program used 3s500e 4* 4 keyboard module)

2013-07-21 11:41:36下载

积分：1

696516资源总数
106571会员总数
2今日下载

this document is in two MAXplusII environment through the development and operat...

0 个回复

热门标签

热门下载