网站首页

this document is in two MAXplusII environment through the development and operat...

于 2022-02-26 发布文件大小:1.64 kB

 0  113

下载积分: 2 下载次数: 1

我要下载

代码说明：

此两文件是在MAXplusII环境下开发并运行通过的VHDL文件，实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

Manchester-code-of-VHDL-program
利用FPGA实现硬件的VHLD语言的Manchester code。(Hardware implementation using FPGA VHLD language Manchester code.)

2013-07-14 22:08:25下载

积分：1
ASIC______
ASIC design and synthesis

2010-03-14 14:23:05下载

积分：1
50 cases of practical CPLD design, very classic CPLD design, including 50 typica...
CPLD实用设计50例，非常经典的CPLD设计，包含50个实际的典型应用，涉及直流电机PWM驱动，编码等内容，有了这50例，举一反三，就会了很多应用-50 cases of practical CPLD design, very classic CPLD design, including 50 typical practical applications, involving PWM DC motor driver, coding, etc., with these 50 cases, giving top priority will be a lot of applications

2022-02-25 20:47:07下载

积分：1
8051core-Verilog
8051core-Verilog FPGA

2021-02-02 21:59:59下载

积分：1
VHDL-ELEVATOR-CONTORLLER-DESIGN
VHDL电梯控制器程序设计与仿真，内含原理图和VHDL源码，有助于学习VHFL(VHDL u7535 u68AF u63A7 u5236 u5668 u7A0B u5E8F u8BBE u8BA1 u4E0E u4EFF u771F)

2017-05-06 15:35:16下载

积分：1
VHDL学习手册
VHDL学习手册-VHDL study manual

2022-06-12 04:27:07下载

积分：1
ptos
八位并行数据转换为串行数据依时钟信号串行输出(Eight bit parallel data to serial data)

2018-05-02 19:43:25下载

积分：1
sdram_epm570_uart
基于CPLD芯片EPM570的verilog hdl串口程序(the UART verilog hdl code based on CPLD chip-- EPM570)

2014-06-03 20:27:45下载

积分：1
fault
fault minimization using genetic algorithm

2013-11-19 20:05:06下载

积分：1
TCM_Modulation
TCM编码的调制端，采用8PSK，2/3码率的卷积码的matlab程序(TCM coded modulation client, using 8PSK, 2/3 code rate of convolutional codes of matlab program)

2021-04-20 00:08:51下载

积分：1

696518资源总数
105895会员总数
18今日下载

this document is in two MAXplusII environment through the development and operat...

0 个回复

热门标签

热门下载