登录
首页 » VHDL » this document is in two MAXplusII environment through the development and operat...

this document is in two MAXplusII environment through the development and operat...

于 2022-02-26 发布 文件大小:1.64 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

此两文件是在MAXplusII环境下开发并运行通过的VHDL文件,实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • file_read vhdl code provide by my teacher for reading file into FSM
    file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code
    2022-03-12 05:55:24下载
    积分:1
  • it is a multiplier used in RIsc architecture based processor.......
    it is a multiplier used in RIsc architecture based processor.......
    2022-08-09 07:53:07下载
    积分:1
  • XadcMicroblaze-master
    用zynq实现片内的数模转换,基于最新的zynq平台(zynq xadc on FPGA arm)
    2020-06-21 12:00:02下载
    积分:1
  • turbo_encoder
    在赛灵思的FPGA上实现turbo码的编码程序,使用Verilog语言实现。(Implemented on Xilinx FPGA in the turbo coding principle, the use of Verilog language.)
    2021-04-19 09:38:51下载
    积分:1
  • LabView
    说明:  阿尔泰PCI8664的采集卡labview程序(PCI8664,labview,programm)
    2021-04-14 16:48:55下载
    积分:1
  • sin_wave
    在vivado开发环境下,调用ram IP,实现可调频的正弦波信号发生器。(vivado IP signal generator)
    2020-09-21 23:27:52下载
    积分:1
  • VHDL的应用:USB
    VHDL的应用:USB-BLASTER的原理图-VHDL FOR USB-BLASTER
    2022-04-23 08:50:27下载
    积分:1
  • DS28E01_final
    基于SHA-1算法和DS28E01加密芯片的FPGA系统设计,该上传文件为整个设计的系统文件。Quarter软件编程的Verilog程序,包含仿真调试界面。(Design of FPGA system based on SHA-1 algorithm and DS28E01 encryption chip。)
    2020-11-24 21:29:34下载
    积分:1
  • 2022-08-15 20:45:43下载
    积分:1
  • ZedBoardyuanlitu
    zedboard原理图详细,PCB板焊接方便,每个接口表明清楚。(Zedboard schematic in detail, PCB board welding is convenient, each interface that clearly.)
    2017-01-03 20:07:20下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载