登录
首页 » VHDL » ad7667.hdl

ad7667.hdl

于 2022-02-28 发布 文件大小:16.54 MB
0 164
下载积分: 2 下载次数: 1

代码说明:

自己编写的AD7667的数据采集程序,因为之前没用过,首次写!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • qiangdaqi
    本程序为四路抢答器verlog HDL语言工程实例。(This program is four Responder verlog HDL language engineering examples.)
    2013-10-30 14:48:21下载
    积分:1
  • Electronic and system matlab simulation
    Electronic and system matlab simulation
    2023-07-05 12:50:04下载
    积分:1
  • divid5_VERILOG
    VERILOG实现无分频时钟,包括测试文件,经过验证可用(VERILOG is no difference between the frequency of the clock implementation, including test papers, can be used after authentication)
    2009-03-30 15:11:30下载
    积分:1
  • cn60
    六十进制计数器用于计数等操作,代码的实现方式很简单(Six decimal counter for counting operation, the code is very simple implementations)
    2014-12-10 10:10:50下载
    积分:1
  • ARM-Verilog-HDL-IP-CORE
    ARM处理器的IP核,用verilog编写的,对处理器和相关的CPU架构知识有很大帮助。(ARM processor IP core, written in verilog processor and CPU architecture knowledge.)
    2020-09-21 10:27:52下载
    积分:1
  • ANC_LMS
    verilog描述的基于LMS的自适应噪声消除器ANC算法。用于数字音频处理。(The verilog Description LMS-based adaptive noise canceller ANC algorithm. For digital audio processing.)
    2012-10-29 21:43:33下载
    积分:1
  • VGA_1
    VGA显示原理与VGA时序实现论文,详细介绍了VGA的原理 (Principle and VGA VGA display timing to achieve paper, detailing the principles VGA)
    2021-04-27 17:58:44下载
    积分:1
  • 一个双向总线的vhdl实现
    一个双向总线的vhdl实现-a two-way bus VHDL achieve
    2023-07-29 00:40:02下载
    积分:1
  • 篮球24s计时器,元器件简单,功能复杂。满足小型计时需要。...
    篮球24s计时器,元器件简单,功能复杂。满足小型计时需要。
    2022-05-30 17:01:58下载
    积分:1
  • This is a debugging software online CPLD. Be able to meet the general requiremen...
    这是一款CPLD的在线调试软件。能够满足用于学习者的一般要求。-This is a debugging software online CPLD. Be able to meet the general requirements for learners.
    2023-04-04 00:05:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载