登录
首页 » VHDL » 一个8位CISC结构的精简CPU,2还提供了编译器

一个8位CISC结构的精简CPU,2还提供了编译器

于 2022-02-28 发布 文件大小:92.62 kB
0 103
下载积分: 2 下载次数: 1

代码说明:

一个8位CISC结构的精简CPU,2还提供了编译器-an eight streamline the structure of the CISC CPU, the two also provided compiler

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Slave-FIFO
    详细讲解Slave FIFO模式下的初始化设置和相对应寄存器说明(Explain in detail the initial setup Slave FIFO mode and the corresponding register description)
    2014-03-18 17:33:23下载
    积分:1
  • 各种加法器的 vhdl 代码
    下面是各种文件,有 vhdl 代码和进位保留加法器的验证平台,进行超前进位加法器,等等。综合和代码已经模拟了。 给出的所有加法器是 16 位加法器,并实施新思科技。
    2022-03-07 01:53:22下载
    积分:1
  • ZBT-sram控制器VHDL.doc
    ---------------------------------------------------------------------------------- -- Company:       VISENGI S.L. (www.visengi.com) - URJC FRAV Group (www.frav.es) -- Engineer:      Victor Lopez Lorenzo (victor.lopez (at) visengi (dot) com) -- -- Create Date:    12:39:50 06-Oct-2008 -- Pr
    2022-03-02 23:54:43下载
    积分:1
  • Noise-cancellation
    this contain the source code for noise cancellation ,which can be used in c platform.
    2012-10-21 23:32:37下载
    积分:1
  • ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。
    ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。-ALTERA on DE2 platform, using internal 50M Hz clock, in the digital control simulation show time (hours minutes and seconds).
    2022-04-17 01:14:39下载
    积分:1
  • 赛灵思XC2C256频率计的Verilog实现。mt10t7 7
    Frequency meter Verilog implementation for Xilinx XC2C256. MT10T7 7-seg LCD used for output.
    2022-03-26 03:57:37下载
    积分:1
  • DAC0832_control
    说明:  用verilog HDL编程实现的基于DAC0832的三角波信号,可借鉴编程实现DAC0832芯片控制(Programming with verilog HDL DAC0832-based triangular wave signal, we may learn programming DAC0832 chip control)
    2011-03-25 17:47:05下载
    积分:1
  • DS1820
    DS18B20温度传感器,用verilog语言实现(DS18B20 temperature sensor, with the verilog language)
    2020-11-01 21:29:55下载
    积分:1
  • 29335-素材(代码)
    说明:  基于fpga的数字图像处理原理及应用源码(The principle and source code of digital image processing based on FPGA)
    2020-07-02 05:00:02下载
    积分:1
  • phone
    用DE0开发板实现电话计费器,基本功能:可设置通话模式,能初始化话费余额,拨动开关可进入通话模式,并根据通话时间和相应通话模式扣除相应的费用。通话过程中能够通过开关切换显示通话时间和话费余额,并可暂停通话。压缩包里有详细的WORD文档的说明,包括波形仿真和DE0的引脚功能介绍。(Implemented by DE0 board telephone billing, basic function: to set the call mode, you can initiate credit balance, toggle switch into the talk mode, and deduct the cost of a call based on call time and the corresponding mode. Call talk time and can be displayed by switching credit balance, and mute. Compression bag has a detailed description of WORD documents, including the waveform simulation and DE0 pin function description.)
    2020-11-06 13:19:49下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载