登录
首页 » VHDL » Cirrus Logic EP9302 原理图 ORCAD格式

Cirrus Logic EP9302 原理图 ORCAD格式

于 2022-08-22 发布 文件大小:163.17 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

Cirrus Logic EP9302 原理图 ORCAD格式-Cirrus Logic EP9302 schematic ORCAD format

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 各种基础module打包下载全集
    例如分频器,alu,ram的verilog实现(The implementation of divider, alu, ram etc. in verilog)
    2020-10-12 23:37:32下载
    积分:1
  • a good use of the Verilog Programming cpu procedures, we must make good use of.
    一个很好的利用verilog编程实现的cpu程序,一定要好好利用。-a good use of the Verilog Programming cpu procedures, we must make good use of.
    2023-03-28 18:35:03下载
    积分:1
  • local-bus
    基于FPGA的local bus接口。包含基于fifo和普通寄存器的两种方案。(FPGA-based local bus interface. Based fifo contains two programs and the general register.)
    2020-11-25 22:59:38下载
    积分:1
  • 检测上升沿的verilog程序,有验证程序,可用synplify验证
    检测上升沿的verilog程序,有验证程序,可用synplify验证-Detection of rising edge of the Verilog procedures, there is the verification process can be used to verify Synplify
    2022-01-31 05:33:02下载
    积分:1
  • 本例为ADC0809接口电路VHDL程序原代码
    本例为ADC0809接口电路VHDL程序原代码-The ADC0809 Interface Circuit Example for VHDL program source code
    2022-05-19 18:28:38下载
    积分:1
  • hgb_pci_host
    说明:  内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的(There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of)
    2008-09-16 18:57:25下载
    积分:1
  • Decodificador
    System Verilog decodificator. Enters a value(binary), drops hundreds, tens and units in BCD
    2013-05-15 02:11:45下载
    积分:1
  • verilog实现基于i2s协议接口 i2s_interface
    verilog实现基于i2s协议接口,在fpga上验证通过。(Verilog implements the interface based on I2S protocol and verifies it on fpga.)
    2017-11-05 17:26:39下载
    积分:1
  • DE2
    基于DE2的视频电话部分源码,实现了视频图像采集,VGA显示,局域网通讯等功能-DE2-based video telephony part of the source code to achieve the video image capture, VGA display, LAN communications function
    2022-04-18 21:55:17下载
    积分:1
  • wishbone
    wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
    2012-12-05 12:22:24下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载