网站首页

Using FPGA realize DDS, can be frequency, amplitude from hardware to complete

于 2022-04-02 发布文件大小:659.60 kB

 0  91

下载积分: 2 下载次数: 1

我要下载

代码说明：

用FPGA实现DDS,可变频,幅值由硬件完成-Using FPGA realize DDS, can be frequency, amplitude from hardware to complete

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

lbs_fpga_upld
利用FPGA实现与powerpc的localbus数据接口代码。用verilog实现(localbus interface with PowerPC using Verilog)

2020-11-25 22:59:38下载

积分：1
cc
说明： CC217编程序，verilog实现，串行输入串行输出(CC 217 program, to achieve Verilog, serial input serial output)

2014-11-29 15:27:30下载

积分：1
fifo
高速FIFO，verilog设计。速度高达130Mhz(High-speed FIFO, verilog design. Speed up to 130MHz)

2007-08-22 10:48:45下载

积分：1
irda.tar
depends on irda transmitter recever

2009-11-20 00:31:48下载

积分：1
cy68013 vhdl code and usb high speed
cy68013 vhdl code and usb high speed

2022-04-25 05:24:27下载

积分：1
Multisim
multisim 程序使用教程详细明了清楚(multisim tutorial program uses more clearly understand)

2010-09-15 22:56:42下载

积分：1
OQPSK
OPSK调制解调。代码思路很清晰，也很干净(Modulation demodulation OPSK. The code ideas very clear, and very clean)

2021-03-09 20:39:27下载

积分：1
FCFS_PROJECT_A
FCFS (First Come First Served) with Database

2014-10-09 20:23:32下载

积分：1
fft1024
1024点fft verilog hdl(1024-point fft verilog hdl)

2020-09-08 20:28:02下载

积分：1
Uses Verilog the HDL design, obtains the realization basis on the palm space int...
采用Verilog HDL设计,在掌宇智能开发板上得到实现根据抢答器的原理，整个电路可划分为三部分：采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric circuit, the gate control the electric circuit and the decoding circuit

2022-03-16 23:36:15下载

积分：1

696518资源总数
106182会员总数
24今日下载

Using FPGA realize DDS, can be frequency, amplitude from hardware to complete

0 个回复

热门标签

热门下载