登录
首页 » VHDL » 学习使用HDL Bencher生成测试积累,并直接调用ModelSim进行仿真的方法....

学习使用HDL Bencher生成测试积累,并直接调用ModelSim进行仿真的方法....

于 2022-02-28 发布 文件大小:151.36 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

学习使用HDL Bencher生成测试积累,并直接调用ModelSim进行仿真的方法.-learning HDL Bencher generate test accumulation, and called directly ModelSim simulation methods.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UART_DMA
    UART_DMA的方法是使用nios实现UART方式实现DMA传输,在硬件平台上通过验证实现(UART_DMA way is to use uart dma transfer nios implemented in the hardware platform validated by)
    2020-11-03 10:39:53下载
    积分:1
  • test2
    说明:  试用Verilog HDL语言,设计十进制计数器,将计数过程用一个数码管进行显示(0~9)。要求首先使用Modelsim软件进行功能仿真,然后使用Quartus软件综合,并下载到开发板进行电路功能测试。(Using Verilog HDL language, a decimal counter is designed. The counting process is displayed by a digital tube (0 ~ 9). It is required to first use Modelsim software for functional simulation, then use quartus software for synthesis, and download to the development board for circuit functional test.)
    2020-05-17 11:07:28下载
    积分:1
  • 遥控器接收解码电路
    设计遥控器接收解码电路。该电路接收编码后的串行数据,解码输出数据。电路接收 到的串行数据的格式为: 4 位同步码“ 1010”, 4 位数据(高位在前), 1 位奇校验码(对前 8 位数据校验)(Design of remote control receiver decoding circuit. The circuit receives the encoded serial data and decodes the output data. The format of the serial data received by the circuit is: 4 bit synchronous code "1010", 4 bit data (high in the front), 1 bit parity check code (check for the first 8 bits of data))
    2017-11-27 15:10:34下载
    积分:1
  • 实现控制8x8点阵动态显示字母的程序
    基于CPLD的实现控制8x8点阵动态显示字母的程序,使用VHDL语言,通过调节分频系数可以实现点阵的变换速度,通过改变不同的状态可以让点阵显示不同的图案。
    2022-03-19 00:46:52下载
    积分:1
  • test-bench
    如何编写测试文件,,test bench的编写方法和是列,,总结的非常好的东西(how to code test bench in verilog)
    2012-03-31 08:38:24下载
    积分:1
  • 这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐...
    这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐 -This is a Quartus II software in the preparation of the VHDL program. After the buzzer can be used to download music player
    2022-06-14 11:30:29下载
    积分:1
  • FPGA
    说明:  fPGA中的竞争冒险现象的来源及其解决方法(FPGA in the source of the phenomenon of competitive risk-taking and their solutions)
    2008-12-06 17:10:46下载
    积分:1
  • 用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core....
    用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core.-algorithm using the symbols multiplier, HDL-piece quantities. it is not necessary for the company"s paid Multiplier ip core.
    2022-03-30 14:40:42下载
    积分:1
  • can_exm1_sys
    CAN总线的数据采集,FPGA到USB。verilog hdl语言。(CAN bus data acquisition, FPGA to the USB. verilog hdl language.)
    2013-05-31 15:01:11下载
    积分:1
  • A4_Oscilloscope_Top
    说明:  数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • 696516资源总数
  • 106457会员总数
  • 15今日下载