-
VHDL design classic, it is also useful.
VHDL经典设计,值得参考。压缩包里面文件直接用记事本打开即可。-VHDL design classic, it is also useful.
- 2022-05-26 21:13:44下载
- 积分:1
-
vb3draw
这是一个讲究的的 介绍VB在犀牛软件里的 很好的东西 你会满意的 相信我(you will be glad)
- 2013-11-28 14:32:37下载
- 积分:1
-
Modelsim_SDRAM
本实例用于SDRAM完成读写功能:
先向SDRAM里面写数据,然后再将数据读出来做比较,如果不匹配就通过LED变亮显示出来,如果一致,LED就不亮。(The examples for SDRAM read and write functions.)
- 2013-02-06 10:38:14下载
- 积分:1
-
hilbert_transformer.tar
hilbert 变换的vhdl源代码,来源于网上,本人也做过简单的8抽头的,但这个的算法还没搞懂,希望懂行的下载了研究一下,给个中文的简单的说明!(hilbert transform VHDL source code from the Internet, I have been a simple 8-tap, but even before they get to know this algorithm, I hope knowledgeable downloaded to look for a simple description of the Chinese!)
- 2020-10-19 21:37:25下载
- 积分:1
-
frequence1
基于FPGA的等精度数字频率计,包含FPGA和单片机通信程序,解释非常详细。经过调试成功。(FPGA-based Precision Digital frequency meter, including FPGA and MCU communication program, explained in great detail. After successful commissioning.)
- 2020-10-30 20:29:56下载
- 积分:1
-
由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证
由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证-By the VHDL language using the D flip-flop is QUARTUES environment has been tested
- 2022-05-08 21:19:33下载
- 积分:1
-
Convolution
卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
- 2017-10-14 19:46:22下载
- 积分:1
-
clo
实现时分秒的计数和校正实现时分秒的计数和校正(Realized and correction of minutes and seconds count)
- 2009-12-21 22:52:39下载
- 积分:1
-
top
脉冲多普勒雷达回波信号相干积累的VHDL源程序(pulse Doppler radar echo signal coherent accumulation of VHDL source)
- 2021-04-22 20:28:48下载
- 积分:1
-
Verilog digital system design tutorials, e
Verilog数字系统设计教程,作者夏宇闻电子书籍-Verilog digital system design tutorials, e-books by XIA Yu-Wen
- 2023-03-21 06:15:07下载
- 积分:1