登录
首页 » VHDL » 本例为TLC7524接口电路VHDL原程序

本例为TLC7524接口电路VHDL原程序

于 2022-03-01 发布 文件大小:3.94 kB
0 116
下载积分: 2 下载次数: 1

代码说明:

本例为TLC7524接口电路VHDL原程序-Example for the TLC7524 interface circuit VHDL original procedure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGAVHDL
    vhdl例程代码大全,包含流水灯,数码管,AD,DA转换等(Guinness vhdl code routines, including water lights, digital, AD, DA conversion)
    2020-12-17 12:19:13下载
    积分:1
  • vhdl实现的鼠标协议,代码可读性高,适合作为参考案例。
    vhdl实现的鼠标协议,代码可读性高,适合作为参考案例。-VHDL realize mouse agreement, the code readable, suitable as a reference case.
    2022-02-06 08:18:06下载
    积分:1
  • danjibeipin
    有单极倍频功能的matlab spwm逆变器(Unipolar multiplication function the the matlab spwm of inverter)
    2012-11-04 21:07:49下载
    积分:1
  • This document is formatted UltraEdit document describes some of the original Ult...
    这个文件中是UltraEdit的一些格式化文件说明 由于原来的 UltraEdit 不支持 HDL 语言的格式化显示,把文件解压得到的 wordfile.txt替换其安装目录下的 wordfile.txt 文件即可-This document is formatted UltraEdit document describes some of the original UltraEdit as a result of HDL does not support formatting language shows that the document received decompression wordfile.txt replace its installation directory under the document can wordfile.txt
    2022-09-16 02:20:04下载
    积分:1
  • verilog,4、5分频器,5分频器占空比3:2
    verilog,4、5分频器,5分频器占空比3:2-Verilog, 4,5 dividers, five dividers ratio of 3:2
    2022-06-12 21:27:51下载
    积分:1
  • verilog编写的流水线模块
    verilog编写的流水线模块-Verilog modules prepared by the Pipeline
    2022-03-30 09:04:46下载
    积分:1
  • DWT-VHDL
    小波变换的VHDL代码,内带正变换逆变换的测试文件。(Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.)
    2010-05-14 20:37:27下载
    积分:1
  • UART
    实现了UART的底层协议,加入了控制器,其波特率可以根据使用进行调整;发送模块、接收模块相互独立,互不影响。(Realization of the underlying protocol UART, joined the controller baud rate can be adjusted according to use transmission module, receiver module are independent of each other.)
    2013-11-30 13:25:21下载
    积分:1
  • Xilinx ISE License
    说明:  Xilinx ISE License集合,包含Vivado、ise的破解license,安装ISE后loading license即可完成,最全的器件库(Xilinx ise license Collection, including Vivado and ISE cracking licenses. After ISE is installed, the loading license can be completed, which is the most complete device library.)
    2021-01-19 23:28:43下载
    积分:1
  • 基于fpga的多功能数字时钟的实现,已经编译过了,绝对可行
    基于fpga的多功能数字时钟的实现,已经编译过了,绝对可行-fpga-baseed clock
    2022-02-04 17:16:32下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载