-
fenpinqi de vhdlchengxu gongnengfnagzhen,政
分频器的VHDL程序,完整的建立工程,编译,功能功能仿真,验证-fenpinqi de vhdlchengxu gongnengfnagzhen,yanzheng
- 2022-02-21 21:03:34下载
- 积分:1
-
Verilog版的C51核(OC8051)
Verilog版的C51核(OC8051)-Verilog version of the C51 core (OC8051)
- 2022-04-30 06:36:25下载
- 积分:1
-
fpga里实现 uart 经典 vhdl语言写的 ise工程文件
fpga里实现 uart 经典 vhdl语言写的 ise工程文件-fpga implementation in vhdl language classic uart of ise project file
- 2022-07-10 00:07:59下载
- 积分:1
-
verilog 入门概述 新手学习资料
verilog 入门概述 新手学习资料-Getting Started with an overview of novice learning materials verilog
- 2022-03-09 23:40:45下载
- 积分:1
-
UART
说明: 串口通信vivado实现,带有仿真文件,可实现数据收发(the uart program based on vivado)
- 2020-07-02 16:15:57下载
- 积分:1
-
VHDL language design stopwatch, timer function of the realization, the realizati...
VHDL语言设计的秒表,实现计时功能,实现报时功能,并且通过硬件实验。-VHDL language design stopwatch, timer function of the realization, the realization of time functions, and through hardware experiments.
- 2022-09-16 02:55:02下载
- 积分:1
-
MTD_MTI
(1)MTI
(2)用FFT实现MTD
(3)用FIR滤波器实现MTD
((1) MTI (2) using FFT realization MTD (3) with the FIR filter implementation MTD)
- 2020-11-04 16:39:52下载
- 积分:1
-
shape
基于FPGA的成型滤波器的代码,里面内附激励文件,使用verilog编写(FPGA-based shaping filter code, which included incentives files using verilog write)
- 2014-06-05 16:52:06下载
- 积分:1
-
hdl
网上流传的用来实现FPGA驱动VGA,从而实现一个pingpong小游戏的源码,实测可用。(a program embedded in a FPGA in order to drive the VGA and realize a little game named pingpong.
tested.)
- 2009-03-31 22:36:37下载
- 积分:1
-
goertzel
goertzel stuff. contains matlab files and different explanations of how it is used for DTMF decoding.
- 2009-10-15 23:03:55下载
- 积分:1