登录
首页 » Verilog » scramble

scramble

于 2022-03-03 发布 文件大小:296.63 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

VHDL编写加扰和解扰程序,程序连在一起仿真正确,并通过下板子抓数据验证程序没问题-Write scrambling and descrambling program, VHDL program together properly simulation, and data validation procedures is caught by the board no problem

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FIR滤波器Verilog实现代码
    FIR滤波器Verilog实现代码,买的开发板教程里的,亲测可用!
    2023-05-20 08:10:04下载
    积分:1
  • APB_timer
    说明:  设计一个挂载在 APB 总线上的计数器,按照 APB 的时序给计数器赋值,主 机通过地址对计数器进行配置,通过数据输入端口给计数器设置计数器最大值, 并通过数据输出端口输出计数器的计数值。该设计还设置了一个计数完成信号, 当计数器满足模式配置后的计数要求时,会将该信号拉高(A counter mounted on the APB bus is designed. The counter is assigned according to the sequence of APB The computer configures the counter through the address and sets the maximum value of the counter through the data input port, And output the count value of the counter through the data output port. The design also sets a count completion signal, When the counter meets the counting requirements after the mode configuration, the signal will be pulled high)
    2021-05-14 17:30:02下载
    积分:1
  • clock_gyc_system
    基于用户自定义模块的实时时钟的设计;Qsys硬件设计;(Custom real-time clock module-based design Qsys hardware design )
    2020-12-23 09:19:08下载
    积分:1
  • 简单的CPU(源代码和合成脚本)
    应用背景此文件包含所有的源代码和脚本,以Altera公司的简单CPU的合成。500MHz时钟设计运行。 ;关键技术使用CLA提高速度的设计。这只是一个简单的CPU,它的结构很简单,它没有任何管道或类似的东西。
    2022-04-30 14:14:37下载
    积分:1
  • forug_2016.03
    说明:  formality2016 userguide
    2019-10-29 14:59:40下载
    积分:1
  • I2C
    一种能简单的实现I2C通讯的代码,对于主机和从机之间的通讯讲解的很清楚。(A Code for I2C Communication)
    2020-06-18 23:20:02下载
    积分:1
  • xa880
    Join repetitive control, Very convenient to use, Iterative self-organizing data analysis.
    2017-07-30 23:02:42下载
    积分:1
  • TCD1254FGF_Drive
    基于FPGA Verilog驱动线性TCD1254GFG传感器驱动程序,驱动频率2MHz,帧率333帧每秒,曝光时间调节范围0-3000us,带数据读取时序1MHz。(The driver of linear TCD1254GFG sensor is driven by Verilog based on FPGA. The driving frequency is 2MHz, the frame rate is 333 frames per second, the exposure time adjusting range is 0-3000us, and the reading time sequence is 1MHz.)
    2018-08-25 11:19:53下载
    积分:1
  • vendingmachine
    vendingmachine vhdl code
    2011-12-03 20:53:39下载
    积分:1
  • Vpwm
    按键可调占空比的PWM波产生程序。语言:VHDL(Button adjustable duty cycle of the PWM wave generator. Language: VHDL)
    2013-07-30 12:30:58下载
    积分:1
  • 696518资源总数
  • 105559会员总数
  • 1今日下载