登录
首页 » VHDL » altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。...

altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。...

于 2022-03-05 发布 文件大小:15.23 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。-altera

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ModelsimPDFWordPPT
    个人搜集的各类Modelsim教程全集视频PDFWordPPT等.rar(Personal collection of all kinds of Modelsim tutorial video PDFWordPPT Complete Works, etc.. Rar)
    2009-09-20 11:37:19下载
    积分:1
  • canny
    说明:  canny 边缘检测基于梯度直方图的自适应阈值verilog实现(Canny edge detection based on gradient histogram adaptive threshold Verilog implementation)
    2021-04-12 14:48:57下载
    积分:1
  • 用fpga驱动lcd的原代码,是用vhdl语言实现的
    用fpga驱动lcd的原代码,是用vhdl语言实现的-drive lcd by fpga,the source program is written by vhdl
    2023-05-04 23:15:03下载
    积分:1
  • matlab-genetic-algorithm
    matlab用法 主要用于线性规划,非线性规划,解决优化问题,作出最合理的决策等遗传算法程序(matlab usage is mainly used for linear programming, nonlinear programming to solve optimization problems, make the most rational decision-making, genetic algorithm)
    2011-09-08 10:34:43下载
    积分:1
  • CH2CH1VHDL 数字电路参考书所有程序4
    CH2CH1VHDL 数字电路参考书所有程序4-CH2CH1VHDL digital circuit reference all proceedings 4
    2022-07-15 17:40:45下载
    积分:1
  • 该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块...
    该源码为几个正弦ROM,已经编译并通过,可以直接下载,不需要,内部含有正弦ROM表,还有ROM的宏模块-the source for several sine ROM, has been compiled and passed, can be directly downloaded, not internal ROM containing sine table, the Acer ROM module
    2022-02-15 13:48:53下载
    积分:1
  • test-ram
    design ram v8051 for project
    2013-07-08 23:24:20下载
    积分:1
  • VHDL数字系统设计和工程实践6,包含原理,真值表和原理图,以及VHDL源代码....
    VHDL数字系统设计和工程实践6,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, six, including the principles, truth table and schematic, as well as VHDL source code.
    2022-08-03 02:10:09下载
    积分:1
  • zong
    说明:  quartusII 9.1,位同步提取电路,可以实现位同步时钟提取,其中包括分频器,和由D触发器以及与门组成的鉴相器模块。(Quartus II 9.1, bit synchronous extraction circuit, can realize bit synchronous clock extraction, including frequency divider, phase discriminator module composed of D trigger and and gate.)
    2020-01-11 13:40:31下载
    积分:1
  • verilog写的数字频率计的显示模块,可以
    verilog写的数字频率计的显示模块,可以-written in Verilog Digital Cymometer display module can be
    2022-03-23 18:10:33下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载