登录
首页 » VHDL » altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。...

altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。...

于 2022-03-05 发布 文件大小:15.23 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。-altera

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • reader
    实现verilog读写txt文件,从sut.txt从读取数据,进行操作后,写入out.txt(Realize verilog read and write txt file)
    2020-11-15 21:29:41下载
    积分:1
  • codes
    EKG SIGNAL PROCESSING THROUGH CORDIC
    2013-09-29 01:46:17下载
    积分:1
  • data_swith
    verilog 代码实现串并转换,有延迟(Verilog code and string conversion, delay)
    2011-07-31 23:58:17下载
    积分:1
  • HDB3 ENCODING AND DECODING METHOD
    HDB3 ENCODING AND DECODING METHOD
    2022-12-23 08:30:03下载
    积分:1
  • Application of VHDL on the SPI procedures. For novices to learn.
    关于SPI应用VHDL程序。供新手学习用。-Application of VHDL on the SPI procedures. For novices to learn.
    2023-02-26 18:45:03下载
    积分:1
  • STOPWATCH
    STOPWATCH FPGA SEVEN SEGMENT DISPLAY
    2014-04-16 11:08:57下载
    积分:1
  • xilinx_edk_9.2_crack
    xilinx edk 9.2 破解器/注册机(xilinx edk 9.2 crack)
    2021-03-29 15:09:10下载
    积分:1
  • 1
    说明:  led blinking program.................
    2012-01-12 18:05:09下载
    积分:1
  • a program which divides the clock by 3
    a program which divides the clock by 3
    2022-01-25 14:21:33下载
    积分:1
  • DEMO_CAM_LCD
    实现了从摄像头读取数据到液晶的显示,利用了cycloneV 和康欣的开发板资源(It realizes the display of reading data from camera to liquid crystal.)
    2019-07-05 15:25:36下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载