登录
首页 » VHDL » This is a simple routine FPGA is mainly based on FPGA

This is a simple routine FPGA is mainly based on FPGA

于 2022-03-06 发布 文件大小:435.03 kB
0 106
下载积分: 2 下载次数: 1

代码说明:

这是一个FPGA的简单例程,主要是基于FPGA的232串口通信的例程-This is a simple routine FPGA is mainly based on FPGA-232 serial communication routines

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • myuart
    使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
    2013-07-25 11:45:57下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • sampleverilog
    图像采集、存储控制verilog源代码(Image acquisition, storage, control of Verilog source code)
    2021-04-15 22:28:54下载
    积分:1
  • 实现了lcd1602显示的功能,可以在lcd上显示“年”字,有利于初学者学习lcd在fpga上显示,采用文本编辑的,利用quartus ii 702...
    实现了lcd1602显示的功能,可以在lcd上显示“年”字,有利于初学者学习lcd在fpga上显示,采用文本编辑的,利用quartus ii 702-Achieved lcd1602 display function, you can lcd display " " The word will help beginners learn lcd display in the fpga, using a text editor, using quartus ii 702
    2022-07-02 20:54:47下载
    积分:1
  • 代码基于VHDL语言的个文化代码有用的但是可能有错误下在是倾销心...
    代码基于VHDL语言的个文化代码有用的但是可能有错误下在是倾销心-VHDL code based on the cultural code useful but may be under the wrong heart is dumping
    2022-04-13 03:11:13下载
    积分:1
  • lab1(mka)
    RGB vga driver for manipulating the colours of a given image buffer. The code has beeen written in vhdl
    2011-04-15 18:11:48下载
    积分:1
  • verilog2000更新部分,请对照前一个标准。加入了一些新的支持
    verilog2000更新部分,请对照前一个标准。加入了一些新的支持-verilog2000 update, a former control standards. The inclusion of some new support
    2022-02-04 06:03:56下载
    积分:1
  • crc16CCITT
    自己用verilog编写的crc16-ccitt码的产生,是并行的。(Crc16-ccitt code written in verilog generate parallel.)
    2012-12-13 09:46:58下载
    积分:1
  • 通信基带信号发生器的设计,采用单片机输入频率和波形,在FPGA中实现频率和波形生成...
    通信基带信号发生器的设计,采用单片机输入频率和波形,在FPGA中实现频率和波形生成-Communications base-band signal generator design, the use of single-chip input frequency and waveform, in the FPGA to achieve the frequency and waveform generation
    2022-03-14 12:44:53下载
    积分:1
  • FPGAVHDL
    vhdl例程代码大全,包含流水灯,数码管,AD,DA转换等(Guinness vhdl code routines, including water lights, digital, AD, DA conversion)
    2020-12-17 12:19:13下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载