登录
首页 » Verilog » LCD verilog 程式碼

LCD verilog 程式碼

于 2022-03-06 发布 文件大小:414.39 kB
0 116
下载积分: 2 下载次数: 1

代码说明:

应用背景此組程式代碼可應用在Quartus II verilog VHDL編寫LCD模組 且可在DE2模擬版上進行實驗操作!!关键技术此程式碼 可幫助初學者應用在LCD顯示器 上顯示FPGA的文字 再進行適當的修改可以應用在自己的地方!!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cntl_ddr3(xilinx)
    xilinx ddr3最新VHDL代码,通过调试(xilinx ddr3 latest VHDL code through debugging)
    2007-12-05 23:03:10下载
    积分:1
  • verilog语言实现的huffman编码源程序
    本压缩包,包换一个用verilog语言实现的huffman编码源程序,同时给出了众多论文和基础知识的文档资料,一应俱全。(The compression package, shifting one using huffman coding verilog language source code, and gives basic knowledge of many papers and documentation, everything.)
    2013-09-11 10:55:28下载
    积分:1
  • 示波器设计源工程
    说明:  示波器设计,首先,AD模块对模拟信号进行采样,触发电路根据采样信号判断触发条件。满足触发条件后,连续采样一定数量的点(本系统中为640个点),存储到RAM中。峰峰值、频率计算模块对RAM中储存的波形数据进行计算,得到波形的频率以及峰峰值;VGA模块将波形显示出来,并显示计算得到的峰峰值和频率数值。(Firstly, the ad module samples the analog signal, and the trigger circuit judges the trigger condition according to the sampling signal. After meeting the trigger conditions, a certain number of points (640 points in this system) are sampled continuously and stored in RAM. The peak to peak and frequency calculation module calculates the waveform data stored in RAM to obtain the frequency and peak to peak of the waveform; the VGA module displays the waveform and displays the calculated peak to peak and frequency values.)
    2021-01-02 17:29:54下载
    积分:1
  • 基于无源蜂鸣器和矩阵按键的电子琴系统设计
    基于无源蜂鸣器和矩阵按键的电子琴系统设计(design of Electronic Piano System Based on Passive Buzzer and Matrix Key)
    2020-06-21 01:20:08下载
    积分:1
  • cic_4_dec
    实现4倍抽取的CIC抽取滤波器模块的Verilog实现,在对数据进行抽取之前,首先进行滤波(Extracted 4 times realize CIC decimation filter module Verilog realize that in the data collected before the first filter)
    2008-07-08 16:23:03下载
    积分:1
  • Flash-Memory-RAM
    周立功Fusion StartKit,fpga开发板的实验例程,Flash Memory初始化RAM实验(ZLG Fusion StartKit, fpga development board test routines Flash Memory Initialize RAM experiments)
    2013-03-07 20:36:48下载
    积分:1
  • 串口接收模块 Verilog serial port receiver module
    串口接收模块 Verilog serial port receiver module,包含bps产生模块,电平检测模块和控制模块
    2022-02-11 18:20:17下载
    积分:1
  • 55593397xapp592
    GTH 和SMPTE IP 实现 SDI视频接收(SDI Video Receiving Based on GTH and SMPTE IP)
    2019-02-18 16:09:33下载
    积分:1
  • BaseLine1
    this is an peak detection alguritm,in this matlab code u can clean base line noise to have clear ECG signal
    2012-12-12 00:58:21下载
    积分:1
  • bhas
    this is a vhdl program...
    2013-08-17 23:30:56下载
    积分:1
  • 696518资源总数
  • 105958会员总数
  • 18今日下载