登录
首页 » VHDL » With VHDL Design and Implementation of the multi

With VHDL Design and Implementation of the multi

于 2022-03-11 发布 文件大小:1.45 MB
0 49
下载积分: 2 下载次数: 1

代码说明:

用vhdl设计实现的多功能电子钟,可有日历,闹钟,修改等多种功能-With VHDL Design and Implementation of the multi-functional electronic bell, can have a calendar, alarm clock, to amend a variety of functions such as

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • volt_mea_disp
    本程序是用verilog 编写的模块,用来在lcd1602上显示用tlc549采样的电压值(This program is written in verilog module, used in lcd1602 display with tlc549 sampled voltage value)
    2013-07-26 00:58:35下载
    积分:1
  • paper_about_polypahse
    一篇关于多相滤波器的论文,讲解了关于多信道的实现与仿真。(A paper about the polyphase filter,explained about the realization of multi-channel and simulation )
    2014-11-21 22:32:22下载
    积分:1
  • VLSI implementation of high speed and high resolution FFT algorithm based on Rad...
    VLSI implementation of high speed and high resolution FFT algorithm based on Radix 2 for DSP application
    2022-05-07 09:52:02下载
    积分:1
  • Clutter-Filtering-
    。给出了时域滤波的基本原理以及通常采用的 IIR 椭圆地物杂波滤波器的设计方法。重点研究了回归滤波器这一时域滤波算 法。从正交多项式的拟合出发,给出了回归滤波器抑制地物杂波的基本原理及 其滤波实现过程。通过对回归滤波器的计算复杂度的研究,寻找使回归滤波器 计算量最小的正交多项式。分析了回归滤波器频率响应特性,比较了回归滤波 器与IIR 椭圆地物杂波滤波器的计算复杂度。利用仿真的雷达信号,分析了回 归滤波器的地物杂波抑制性能。回归滤波器实际上是一高通滤波器,它在滤掉 低频地物杂波的同时,对落在滤波器阻带内的天气回波信号同样会造成衰减。 在天气回波信号谱宽固定的情况下,通过改变天气回波信号的平均多普勒频率, 分析了回归滤波器对它的衰减情况。在基于一组实际采集的雷达信号的基础上, 给出了回归滤波器的地物杂波抑制比随着滤波器阶数的变化情况。(Firstly, this dissertation introduces the research background and significance of ground clutter suppression, analyzes the characteristics of the ground clutter and weather signals in the Doppler weather radars and simulates Doppler radar echo signals (It includes ground clutter, weather echo signals and the mixture of them). The simulated signals are used later to study the time and frequency domain ground clutter suppression. Secondly, this dissertation talks about the time domain filtering, gives the basic theory of time domain filtering and describes the design method of the usually used fifth-order elliptic infinite impulse response (IIR) ground clutter filter. In the time domain, the work focuses on the regression filter. From the orthogonal polynomials fit, this dissertation gives the basic theory of the regression filter for ground clutter suppression and the filtering process using a regression filter. Through the study of the computational complexity of regression)
    2012-07-09 22:12:11下载
    积分:1
  • single_phase_inverter_wangyafankui
    带有电网电压反馈的单相PWM整流器反馈,输出的波形很好,适合初学者学习观摩(With power grid voltage feedback single-phase PWM rectifier feedback, the output waveform is very good, suitable for beginners learning view )
    2012-11-30 16:16:04下载
    积分:1
  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • 用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35...
    用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35-Using FPGA to achieve the VGA interface program, the language used is VHDL hardware description language, we can see under the light of the devices used are Altera EP2c35
    2023-09-07 02:45:04下载
    积分:1
  • 一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的...
    一个cpu的vhdl语言程序。非常好的 一个cpu的vhdl语言程序。非常好的-A cpu of the VHDL language program. A very good cpu the VHDL language program. Very good
    2022-03-24 08:58:44下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • IS611v25616在NIOS II 下的驱动
    IS611v25616在NIOS II 下的驱动-NIOS II in IS611v25616 under the driver
    2022-02-05 21:24:06下载
    积分:1
  • 696522资源总数
  • 104042会员总数
  • 46今日下载