登录
首页 » VHDL » 一篇关于FIFO设计以及FPGA设计的文章

一篇关于FIFO设计以及FPGA设计的文章

于 2022-11-02 发布 文件大小:442.82 kB
0 93
下载积分: 2 下载次数: 1

代码说明:

一篇关于FIFO设计以及FPGA设计的文章-FIFO 1 on the design and FPGA design article

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog的150个经典设计实例
    Verilog经典实例.包括洗衣机红路灯、兹自动方麦基、等式子可用(Classic examples of Verilog. Including red street lights for washing machines, ZAM, equation availability)
    2021-03-17 16:49:20下载
    积分:1
  • Electronic code lock procedure, enter the correct password, the lock will open,...
    电子密码锁程序,密码输入正确之后,锁就打开,如果输入的三次的密码不正确,就锁定按键3秒钟,同时发现报警声-Electronic code lock procedure, enter the correct password, the lock will open, if entered incorrect password three times, on the lock button 3 seconds, also found the sound alarm
    2022-07-19 14:11:19下载
    积分:1
  • 100_Power_Tips_for_FPGA_Designersi
    fpga高手设计实战真经100则,最新的FPGA英文书籍,值得参考学习(100 Power Tips for FPGA Designers,The new FPGA English books, worth learning)
    2013-12-06 19:40:43下载
    积分:1
  • 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…
    FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
    2022-06-20 20:06:05下载
    积分:1
  • Altera大学计划程序包,基于Nios II的源代码
    Altera大学计划程序包,基于Nios II的源代码-Altera University program package, based on the Nios II source code
    2022-05-30 12:30:33下载
    积分:1
  • Vhdl_Programming_Example
    vhdl编程语言电子书,英文的,有很多例子(VHDL programming language e-books, in English, there are many examples of)
    2009-01-16 20:59:00下载
    积分:1
  • VHDL出租车计价器,包含所有代码及其仿真结果
    VHDL出租车计价器,包含所有代码及其仿真结果-VHDL Taximeter that contains all the code and the simulation results
    2022-01-22 03:30:46下载
    积分:1
  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • VHDL_COUNTING 与 4 使脉冲和使用 3 按钮了,下来,停止 (Mạch đếm với 4 xung ENA sử dụng 3 nút nhấn lên,xuống và dừng l
    VHDL_COUNTING 与 4 使脉冲和使用 3 按钮了,下来,停止 (Mạch đếm với 4 xung ENA sử dụng 3 nút nhấn lên,xuống và dừng lại)
    2022-03-19 05:46:27下载
    积分:1
  • mvb_altera_may-02
    altera mvb fpga sopc 设计参考文档,有一定价值(mvb fpga sopc Design scheme)
    2015-01-15 17:15:33下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载