登录
首页 » VHDL » ATSC发送端部分,ATSC标准特有的TCM编码,共6个文件,包含tb文件,已通过仿真,没有问题,verilog代码...

ATSC发送端部分,ATSC标准特有的TCM编码,共6个文件,包含tb文件,已通过仿真,没有问题,verilog代码...

于 2022-03-11 发布 文件大小:5.63 kB
0 97
下载积分: 2 下载次数: 1

代码说明:

ATSC发送端部分,ATSC标准特有的TCM编码,共6个文件,包含tb文件,已通过仿真,没有问题,verilog代码-ATSC transmitter, the ATSC standard TCM unique coding, a total of six documents, tb-contained documents, had passed through simulation, no problem, verilog code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • traffic-light-design
    基于ISP的交通灯设计,实现了各路状态转换、警察控制、行人请求功能。(ISP traffic light design, to achieve the brightest state transitions, police control, pedestrian request feature.)
    2014-07-12 13:35:31下载
    积分:1
  • 一个UDP/IP核心架构的VHDL实现
    资源描述这个包提供了一个UDP/IP核心架构的一个开源的VHDL实现和PC机与FPGA接口传输基础C类型(字符、16 / 32 / 64位的整数,浮点数和双打)。
    2022-07-22 12:16:57下载
    积分:1
  • 11-07-11
    AD9910实现脉冲内线性调频信号,仅供参考(AD9910 to achieve linear FM pulse signal, for reference only)
    2013-09-16 10:52:00下载
    积分:1
  • clock
    EDA用maxplus2开发设计的简易数字钟,适合初学者,vhdL语言(EDA maxplus2 in development and design of simple digital clock, is suitable for beginners, vhdL language )
    2011-10-03 20:50:23下载
    积分:1
  • sync(shipintongbuxinhao)
    基于QuartusII环境下以模块化的形式做成的视频复合同步信号。(QuartusII-based environment to create the form of modular composite video sync signal.)
    2009-04-06 12:49:46下载
    积分:1
  • 归档
    ddr3使用教学(DDR3 using teaching)
    2018-03-19 09:57:19下载
    积分:1
  • PCPU设计代码
    说明:  RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
    2020-06-24 04:00:01下载
    积分:1
  • CD1_PHOTO_ABLUM_1920
    使用FPGA做的数码相册实验,用NIOS做了FAT32文件系统和JPEG图像解码,FPGA和SDRAM做了显示的缓存(Using FPGA to do the digital album experiment, using NIOS to do the FAT32 file system and JPEG image decoding, FPGA and SDRAM to do the display cache)
    2016-07-13 10:04:56下载
    积分:1
  • Example-3-1
    说明:  经过验证的经典实例,完全正确的。适合于入门新手的实例,仅供交流使用。(fpga exampe)
    2009-08-17 22:07:13下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载