登录
首页 » VHDL » vhdl写的ds18b20程序,相互交流

vhdl写的ds18b20程序,相互交流

于 2022-03-19 发布 文件大小:1.27 kB
0 139
下载积分: 2 下载次数: 1

代码说明:

vhdl写的ds18b20程序,相互交流-vhdl written ds18b20 procedures, mutual exchange

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • temperature-control-system.zip
    a microcontroller as the core of the vegetable greenhouse temperature control system.
    2013-06-02 20:30:05下载
    积分:1
  • VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助...
    VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助-VHDL、Verilog HDL
    2022-01-28 23:23:37下载
    积分:1
  • NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
    基于NIOS II的SD CARD MUSIC PLAYER源码,包括硬件SOPC-NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
    2023-02-13 09:35:05下载
    积分:1
  • Ldpc_DecodeV1
    block-LDPC 译码VHDL 源代码(block-LDPC decode VHDL source)
    2011-09-13 11:28:53下载
    积分:1
  • verilog写的数字频率计的控制模块,对程序进行控制
    verilog写的数字频率计的控制模块,对程序进行控制-written in Verilog digital frequency meter control module, the program control
    2022-02-04 00:52:27下载
    积分:1
  • VENDTEST
    此为实现第14.7.9章所需的激励文件 该代码为门级RTL描述。(Stimulus file to verify Section 14.7.9 the functionality of gate vs. RTL description.)
    2011-08-11 15:07:16下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • ADc
    与单片机相比,用CPLD/FPGA器件更适合于直接对高速AD采样控制。本实验接口器件为ADC0809,根据ADC0809的工作时序使用CPLD产生该控制信号,CPLD启动AD转换后,得到的数据送至单片机并在PC机及数码管上显示AD转换结果。(Compared with the microcontroller, CPLD/FPGA devices more suitable for direct sampling control of high-speed AD. The interface of the experimental device for the ADC0809 ADC0809 Timing CPLD is used to generate the control signal, the CPLD to start the AD conversion, the data sent to the microcontroller and the AD conversion result on the PC and digital tube display)
    2021-03-29 11:19:10下载
    积分:1
  • frequence1
    基于FPGA的等精度数字频率计,包含FPGA和单片机通信程序,解释非常详细。经过调试成功。(FPGA-based Precision Digital frequency meter, including FPGA and MCU communication program, explained in great detail. After successful commissioning.)
    2020-10-30 20:29:56下载
    积分:1
  • 可控制器
    应用背景此代码是用于执行器和传感器,可以在网络中实现一个很好的连接与其他节点和主。关键技术VHDL代码 ;可以控制位CRC校验和填料-掩模的验收规范
    2022-01-26 00:30:01下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载