登录
首页 » VHDL » 坦克游戏的VHDL代码

坦克游戏的VHDL代码

于 2022-03-14 发布 文件大小:59.53 kB
0 142
下载积分: 2 下载次数: 1

代码说明:

坦克游戏用VHDL语言编写。Altera的随身携带套件DE1。PS2键盘接口和VGA

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 业界标准的Verilog语法格式
    说明:  verilog标准语法,还有很多的样例参考,学习的好资料。(Verilog standard grammar, there are many examples for reference, good learning materials.)
    2020-06-15 22:50:02下载
    积分:1
  • tr_wave
    FPGA编写的三角波发生器,可以产生100HZ~500KHZ以上的三角波,波形稳定(FPGA prepared triangular wave generator, can produce more than 100HZ ~ 500KHZ triangle wave, waveform stability)
    2007-08-25 03:15:38下载
    积分:1
  • TCM_Modulation
    TCM编码的调制端,采用8PSK,2/3码率的卷积码的matlab程序(TCM coded modulation client, using 8PSK, 2/3 code rate of convolutional codes of matlab program)
    2021-04-20 00:08:51下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • S02《Artix7修炼秘籍》MIG_DDR内存应用
    说明:  artix 7系列 fpga mig ddr3应用教程(Artix 7 Series FPGA MIG DDR3 Application Tutorial)
    2020-03-22 12:58:39下载
    积分:1
  • DDS Verilog 代码。包含英文文档说明
    DDS Verilog 代码。包含英文文档说明-DDS Verilog code. Containing the English documentation
    2022-10-25 06:35:03下载
    积分:1
  • basic_cpu_mano_ise_vhdl
    morris mano basic vhdl code in ise
    2014-01-13 05:52:01下载
    积分:1
  • ENDAT2.2-Code
    海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
    2021-04-26 11:18:45下载
    积分:1
  • 这个代码是Verilog HDL。
    this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given
    2022-02-12 09:39:12下载
    积分:1
  • DecimationFilterDesignforDDCandImplementingItwithF
    本文介绍了在数字下变频(DDC) 中的抽取滤波器系统设计方法和具体实现方案。采用CIC 滤波器、HB 滤波器、FIR 滤波器三级级联的方式来降低采样率。通过实际验证,证明了设计的可行性(This article describes the digital down conversion (DDC) of the decimation filter system design methods and concrete realization of the program. Using CIC filter, HB filter, FIR filter cascade three-level approach to reduce the sampling rate. Through the actual authentication, to prove the feasibility of the design)
    2008-04-14 11:02:00下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载